nPM2100

Preliminary Datasheet

v0.6



Key features

Features:

- Ultra-high efficiency boost converter
 - 0.7 V to 3.4 V input voltage range
 - 1.8 V to 3.3 V output voltage range
 - Up to 150 mA output current
 - Up to 93% efficiency
 - Soft start
- Low drop-out regulator/load switch (LDOSW)
 - Input connected to boost output
 - 0.8 V to 3 V output voltage range
 - Up to 50 mA output current
- Ultra-low power Ship mode
 - 35 nA current consumption
 - Wakeup or enter from a button press
 - Wakeup from breaking a connection
 - Enables the product to be shipped with batteries
 - Eliminates pull-tabs and enhances out-of-the-box experience
- Low power fuel gauge and System Monitor
 - Battery state-of-charge information when paired with Nordic fuel gauge algorithm running on host MCU

- Multifunction single-button support
 - Long-press hard reset
 - Ship mode enter/exit
 - Power ON/OFF
 - User interface
- Two general purpose input/output (GPIO) pins
 - Boost and LDO/LS control
 - Interrupt output
- System management features
 - 320 nA Hibernate mode with wakeup timer
 - Watchdog timer
 - Boot monitor
 - Power good output
 - GPIO pins
- I²C compatible two-wire interface (TWI) for control and monitoring
- Low cost BOM and small solution size
 - Small form factor inductor and 5 capacitors
 - PCB area from 3.9x3.6 mm
- Package options
 - WLCSP 1.9x1.9 mm
 - QFN 4.0x4.0 mm

Applications:

- Health & fitness sensors
- Medical sensors and drug delivery
- Human Interface Devices (HID)
 - Mouse
 - Keyboard

- Gaming entertainment devices
 - Remote controls
 - Gaming accessories
- Consumer asset trackers



4496_057 v0.6 ii

Contents

	Key features.	ii
1	Revision history.	5
2	About this document.	6
	2.1 Document status.	
3	Product overview.	7
	3.1 Block diagram. 3.1.1 In-circuit configurations. 3.2 System description. 3.3 Power-on reset and brownout reset. 3.4 Device protection. 3.4.1 Thermal protection. 3.5 Operational modes and states. 3.6 System electrical specifications. 3.6.1 System.	8 8 9 9 9
4	Absolute maximum ratings	14
5	Recommended operating conditions. 5.1 Dissipation ratings. 5.2 WLCSP light sensitivity. 5.3 Recommended components.	15 15
6	Core components.	17
	6.1 BOOST — Boost regulator. 6.1.1 Output voltage selection. 6.1.2 Mode selection. 6.1.3 Active output capacitor discharge. 6.1.4 Electrical specification. 6.1.5 Electrical characteristics. 6.1.6 Registers. 6.2 LDOSW — Low drop-out regulator/load switch. 6.2.1 Electrical specification. 6.2.2 Registers. 6.3 GPIO — General purpose input/output. 6.3.1 Pin configuration. 6.3.2 Electrical specification. 6.3.3 Registers.	17 17
7	System features.	42
	7.1 System Monitor. 7.1.1 Electrical specification. 7.1.2 Registers. 7.2 TIMER — Timer/monitor. 7.2.1 Boot monitor.	42 43 44 49 50



4496_057 v0.6 iii

	7.2.2 Watchdog timer	50
	7.2.3 Wakeup timer	50
	7.2.4 General purpose timer.	50
	7.2.5 Electrical specification	50
	7.2.6 Registers	51
	7.3 Ship and Break-to-wake modes	53
	7.3.1 Electrical specification	54
	7.3.2 Registers	55
	7.4 Hibernate mode	56
	7.4.1 Electrical specification	56
	7.4.2 Registers	57
	7.5 Reset	58
	7.5.1 Electrical specification	59
	7.5.2 Registers	60
	7.6 TWI — I^2 C compatible two-wire interface	65
	7.6.1 Registers	66
8	Application	78
9	Hardware and layout.	79
	9.1 Pin assignments.	79
	9.1.1 WLCSP ball assignments.	79
	9.1.2 QFN pin assignments	80
	9.2 Mechanical specifications	81
	9.2.1 WLCSP package	81
	9.2.2 QFN package	82
	9.3 Reference circuitry	83
	9.3.1 Configuration 1	84
	9.3.2 Configuration 2	85
	9.3.3 PCB guidelines	86
	9.3.4 PCB layout example	86
10	Ordering information.	89
10	-	
	10.1 IC marking	89
	10.2 Box labels	89
	10.3 Order code	90
	10.4 Code ranges and values.	91
	10.5 Product options	92
11	Legal notices.	94
TT	Legal Hotices.	24



4496_057 v0.6 iv

1 Revision history

Date	Version	Description
Jan 2025	0.6	Preliminary release



2 About this document

This document is organized into chapters that are based on the modules available in the IC.

2.1 Document status

The document status reflects the level of maturity of the document.

Document name	Description
Preliminary Datasheet	Applies to document versions up to 1.0. This document contains target specifications for product development.
Datasheet	Applies to document versions 1.0 and higher. This document contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Table 1: Defined document names

2.2 Core component chapters

Every core component has a unique capitalized name or an abbreviation of its name, e.g. LED, used for identification and reference. This name is used in chapter headings and references, and it will appear in the C-code header file to identify the component.

The core component instance name, which is different from the core component name, is constructed using the core component name followed by a numbered postfix, starting with 0, for example, LEDO. A postfix is normally only used if a core component can be instantiated more than once. The core component instance name is also used in the C-code header file to identify the core component instance.

The chapters describing core components may include the following information:

- A detailed functional description of the core component
- Register configuration for the core component
- Electrical specification tables, containing performance data which apply for the operating conditions described in Recommended operating conditions on page 15.



3 Product overview

nPM2100 is an integrated Power Management IC (PMIC) designed for primary (non-rechargeable) batteries in an extremely compact form factor. It features an ultra-efficient boost regulator and a wide range of energy-saving features, all of which extend the operating time for non-rechargeable battery applications.

nPM2100 provides power regulation for low power microcontroller units (MCU) and System-on-Chip (SoC) devices, like the nRF52, nRF53, and nRF54L Series advanced wireless multiprotocol SoCs from Nordic Semiconductor. The device is optimized for maximum efficiency and uses an I²C compatible Two Wire Interface (TWI) for configuration. This interface enables easy access to a range of advanced functions, including Ship mode.

The boost regulator provides voltages of 1.8 V to 3.3 V output, from input voltages of 0.7 V to 3.4 V. The boost regulator supports automatic Pass-through mode when the battery voltage exceeds the target output voltage, as well as forced Pass-through mode that is enabled by the host MCU or SoC.

Supported batteries include up to two alkaline AA/AAA/LRxx batteries (in series), one 3 V LiMnO $_2$ cell, or any battery that operates within the input voltage range of nPM2100. nPM2100 has a load switch/LDO that supports up to 50 mA and output voltages in the range of 0.8 V to 3.0 V.

nPM2100 measures battery voltage and temperature, supporting algorithm-based fuel gauging which is a unique feature in primary batteries. It allows monitoring the state-of-charge in a non-rechargeable battery more accurately, and with a longer perceived battery life, eliminates unnecessary battery replacements.

Ship mode enables products to be shipped with the battery. Ship mode supports a 35 nA sleep current with multiple wakeup options, including a patent-pending break-to-wake function that allows a buttonless product to wake from Ship mode when an electrical connection is broken. Also implemented is an ultralow power wakeup timer that can run on top of Ship mode to allow timed wakeups. It provides lower power consumption than that of a power-off for a SoC or MCU.

The PMIC also features two GPIO pins that can be used to directly control time critical functions as an alternative to serial communication.

Application examples for nPM2100 include consumer asset tracking, remote controls, and wearable medical devices.

3.1 Block diagram

The block diagram illustrates the overall system.






Figure 1: Block diagram

3.1.1 In-circuit configurations

The device is configurable for different applications and battery characteristics through input pins. The following pins must be configured before a power-on reset.

Pin	Function	Reference
VSET	BOOST output voltage selection VOUT=3 V when the pin is not connected VOUT=1.8 V when the pin is grounded	BOOST
SYSGDEN	Boot monitor (timer) control Boot monitor enabled when the pin is not connected Boot monitor disabled when the pin is grounded	Boot monitor

Table 2: In-circuit configurations

3.2 System description

The device has the following core components that are described in detail in their respective chapters.

• BOOST — Boost regulator on page 17



- LDOSW Low drop-out regulator/load switch on page 30
- GPIO General purpose input/output on page 36
- System Monitor on page 42
- TIMER Timer/monitor on page 49
- TWI I²C compatible two-wire interface on page 65

3.3 Power-on reset and brownout reset

VBAT and VINT are the two power domains on the device.

When the following condition is met, a power-on reset (POR) occurs:

- VBAT domain VBAT > VBAT_{POR RISING}
- VINT domain VINT > VINT_{POR}

When the following condition is met, a brownout reset (BOR) occurs in the VINT domain and the device enters the COLD START state:

VINT < VINT_{BOR}

When the following condition is met, a reset occurs in the VBAT domain and the device enters the NO SUPPLY state:

VBAT < VBAT_{POR FALLING}

3.4 Device protection

The device includes the following protection:

- Thermal protection
- Over-current protection for BOOST
- · Short circuit protection for LDOSW

Note: External load on the VINT pin is not allowed.

3.4.1 Thermal protection

If the die temperature exceeds the operating temperature range (TSD_{SD}), the device enters the COLD START state. When the device cools down, it returns to Active mode.

The die temperature is monitored when the BOOST is in High Power mode.

There is a warning threshold, TSD_{WARN}, that can be set to give an interrupt to the host.

3.4.1.1 Thermal protection

Symbol	Description	Min	Тур	Max	Units
TSD _{WARN_RISING}	Thermal warning limit, rising threshold	85		105	°C
TSD _{SD_RISING}	Thermal shutdown limit, rising threshold	110		125	°C
TSD _{WARN_HYS}	Thermal warning limit, hysteresis		10		°C

Table 3: Thermal protection electrical specification



3.5 Operational modes and states

The device behavior when in specific operation modes and states is shown in the following diagram.




Figure 2: Operational modes and states diagram

Active mode

PG/RESET is set HIGH unless the Reset button is pulling it LOW.

Ship, Hibernate, and Hibernate_PT modes can be entered through TWI and register bits.

The chip enters the Ship mode when pressing and holding the **Ship** button for 2 seconds.

A reset is initiated by pressing and holding the **Reset** button for $t_{RST_DEB_L}$ seconds (default 10 s). This forces the device to enter the Power cycle mode. A watchdog reset takes the chip to WD RESET state.

A BOOST overcurrent event sets the chip to the Power cycle mode.

Die temperature rising over TSD_{SD} sets the chip to the COLD START state.



Hibernate mode

VOUT is discharged to ground. **VINT** remains ON as BOOST is running in Ultra-Low Power mode. LDOSW and the **LSOUT/VOUTLDO** pin can be configured to be ON in Ultra-Low Power mode. If enabled, the wakeup timer is running. **PG/RESET** is set LOW.

The **SHPHLD** pin and **TIMER** can set the chip to the WAKE UP state.

Please refer to Hibernate mode for more details.

Ship mode

Everything is disabled and only the SHPHLD pin can wake up the chip.

Please refer to Ship mode for more details.

Hibernate PT mode

VOUT is discharged to ground. BOOST is in Pass-Through mode so that **VINT** remains at **VBAT** level. LDOSW is OFF. If enabled, the Wake-up timer is running. **PG/RESET** is set LOW.

A wake up from the **SHPHLD** pin or TIMER causes the chip to enter the COLD START state and the registers will be reset.

Please refer to Hibernate mode for more details.

Power Cycle mode

BOOST and LDOSW are disabled in Power cycle mode. **VOUT** and **LSOUT/VOUTLDO** are discharged to ground and **PG/RESET** is set LOW. The registers will be reset.

When a delay of t_{PWRDN} occurs, the chip returns to Active mode.

3.6 System electrical specifications

3.6.1 System



Symbol	Description	Min	Тур	Max	Units
IQ _{SHIP}	Current consumption from battery in Ship mode (VBAT=1.25 V, 25°C)		35		nA
IQ _{BREAKTOWAKE} Current consumption from battery in Break-to-wake mode (VBAT=1.25 V, 25°C)			65		nA
IQ _{HIB_TIMER}	Current consumption from battery in Hibernate mode with TIMER running (VBAT=1.25 V, 25°C, VINT=1.8 V, LDOSW disabled)		320		nA
IQ _{HIB}	Current consumption from battery in Hibernate mode (only pin wake-up enabled) (VBAT=1.25 V, 25°C, VINT=1.8 V, LDOSW disabled)		180		nA
IQ _{HIB_PT}	Current consumption from battery in Hibernate Pass-through mode (only pin wake-up) (VBAT=3 V (= VINT), 25°C, LDOSW disabled)		80		nA
IQ _{HIB_PT_TIMER}	Current consumption from battery in Hibernate Pass-through mode (timer wake-up) (VBAT=3 V (= VINT), 25°C, LDOSW disabled)		170		nA
IQ _{ULP}	Current consumption from battery when BOOST is running in Ultra-Low Power mode, no load (VBAT= 1.25 V, 25°C, VOUT=3 V, LDOSW disabled)		300		nA
IQ _{LP}	Current consumption from battery when BOOST is running in forced Low Power mode, no load (VBAT= 1.25 V, 25°C, VOUT=3 V, LDOSW disabled)		2.7		μΑ
IQ _{HP}	Current consumption from battery when BOOST is running in forced High Power mode, no load (VBAT= 1.25 V, 25°C, VOUT=3 V, LDOSW disabled)		7.2		mA
IQ _{PT}	Quiescent current, Pass-through mode (no load, OCP disabled)		170		nA
VBAT _{COLD_START}	Battery voltage range, cold start (loaded voltage). The battery needs to be able to provide at least 10 mA (typ.) current during start-up.	0.8		3.4	V
VBAT _{OVR}	Battery voltage range, operating (loaded voltage)	0.7		3.4	V
VBAT _{POR_RISING}	Power-on reset rising threshold		0.6		V
VBAT _{POR_FALLING}	Power-down reset falling threshold, VBAT domain		0.5		V
VINT _{POR}	Power-on reset rising, VINT domain		2.2		V



Symbol	Description	Min	Тур	Max	Units
VINT _{BOR}	Brown-out reset, VINT domain		1.6		V

Table 4: System electrical specification

4 Absolute maximum ratings

Maximum ratings are the extreme limits to which the device can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.

Pin	Note	Min.	Max.	Unit
VBAT, SW, VOUT, LSOUT/VOUTLDO, VINT	Power (wrt AVSS1)	-0.3	5.5	V
SDA, SCL, VSET, PG/RESET, GPIO0, GPIO1, SYSGDEN	Digital pins (wrt AVSS1)	-0.3	5.5	V
SHPHLD	Analog pins (wrt AVSS1)	-0.3	1.9	V

Table 5: Absolute maximum ratings

	Note	Min.	Max.	Unit
Junction temperature		-40	+125	°C
Storage temperature		-40	+125	°C
MSL	Moisture sensitivity level		2	
ESD HBM	Human body model class 2		2	kV
ESD CDM	Charged device model		500	V

Table 6: Environmental



ATTENTION

OBSERVE PRECAUTIONS FOR HANDLING

ELECTROSTATIC SENSITIVE DEVICES

5

Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Parameter	Min.	Max.	Unit
Supply voltage VBAT	0.7	3.4	V
Junction temperature	-40	105	°C
Ambient temperature	-40	85	°C

Table 7: Recommended operating conditions

5.1 Dissipation ratings

Thermal resistances and thermal characterization parameters as defined by JESD51-7 are shown in the following tables.

Symbol	Parameter		Units
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	58	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	11	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	26	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	26.6	°C/W

Table 8: Thermal resistances and characterization parameters, WLCSP

Symbol	Parameter		Units
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	40	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	22	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	20	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.75	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	19.9	°C/W

Table 9: Thermal resistances and characterization parameters, QFN

5.2 WLCSP light sensitivity

WLCSP package is sensitive to visible and near infrared light, which means that a final product design must shield the chip properly.



5.3 Recommended components

The following external components are valid for the electrical specifications, unless otherwise mentioned.

Туре	Value
Inductor for BOOST	2.2 μH, DCR < 150 mΩ, Isat > 0.55 A
Ceramic capacitor on VINT	10 μF to 120 μF 6V X5R 20%
Ceramic capacitor on VOUT	2.2 μF 6V X5R 20%
Ceramic capacitor on LSOUT/VOUTLDO	2.2 μF 6V X5R 20%
Ceramic capacitor in parallel with battery at VBAT pin	10 μF 6V X5R 20%

Table 10: Recommended components

6 Core components

6.1 BOOST — Boost regulator

BOOST consists of a step-up boost regulator.

BOOST has the following features:

- Low voltage start-up, even from a battery with high internal resistance
- · Flexible and power efficient operating modes
 - High Power (HP)
 - Low Power (LP)
 - Ultra-Low Power (ULP)
 - Pass-through (PT)
- Pin selectable initial output voltage 1.8 V and 3 V
- Configurable output voltage in 50 mV steps from 1.8 V to 3.3 V
- Overcurrent protection (OCP) for pass-through operation

6.1.1 Output voltage selection

The output voltage range for BOOST is programmable with TWI. The default output voltage selection is found on the **VSET** pin and is effective only at startup. A pin that is not connected configures VOUT to 3 V, and a grounded pin configures VOUT to 1.8 V of output voltage.

Output voltage can be set in 50 mV steps in register BOOST.VOUT and enabled by writing to BOOST.VOUTSEL.

6.1.2 Mode selection

BOOST efficiency and quiescent current consumption depend on the operating mode.

In Auto mode, BOOST operates autonomously. Auto mode has additional sub-power modes that include High Power, Low Power, Ultra-Low Power, and Pass-through modes. In Low Power and Ultra-Low Power modes, the average output voltage of BOOST is 50 mV above the target level.

BOOST can be blocked from entering High Power mode (NOHP). In this case, it will automatically choose between Low Power, Ultra-Low Power, or Pass-through mode.

BOOST enters Pass-through mode when battery voltage is at least 100 mV above the target VOUT.

Exit criteria from Pass-through mode depends on the following settings:

- Auto or High Power BOOST exits to High Power mode when VOUT drops 50 mV below the target VOUT
- Auto, No High Power or Low Power BOOST exits to Low Power mode when VOUT falls below target VOUT +25 mV for longer than 30 μs

BOOST can be forced to High Power, Low Power, or Pass-through modes through registers BOOST.GPIO, BOOST.PIN, or BOOST.OPER. When forced to High Power or Low Power mode, it can still enter Pass-through mode. When in forced Low Power mode, Ultra-Low Power mode is not available.

Note: A GPIO pulled HIGH should request for a lower power mode. For example, GPIO HIGH=Low Power (host sleeping) and GPIO LOW=High Power (host active). This ensures that the host is supplied when a host reset occurs.






Figure 3: BOOST operating modes

High Power mode

High Power mode has the highest output current capability I_{VOUT MAX} and highest quiescent current IQ_{HP}.

Low Power mode

Low Power mode provides less output current I_{VOUT_LP} but also consumes much less quiescent current IQ_{LP} compared to High Power mode.

Ultra-Low Power mode

Ultra-Low Power mode has very low quiescent current consumption IQ_{ULP} . The available output current is I_{VOUT_ULP} .



Pass-through mode

Pass-through mode has very low quiescent current consumption IQ_{PT} and can provide output current up to $I_{VOUT_MAX_PT}$.

6.1.3 Active output capacitor discharge

The **VOUT** pin is discharged to **AVSS1** when the chip enters Ship, Hibernate, Hibernate_PT, or Power Cycle mode.

6.1.4 Electrical specification

6.1.4.1 BOOST



Symbol	Description	Min	Тур	Max	Units
VBAT _{START}	Regulator power stage input voltage range, cold start	0.8		3.4	V
VBAT _{OPER}	Regulator core part input voltage range, operating	0.7		3.4	V
VBAT _{PT}	Regulator core part input voltage range, Pass-through mode	1.8		3.4	V
VOUT _{PROG}	Programmable output voltage range (except Pass-through mode)		1.8 to 3.3		V
VOUT _{STEP}	Output voltage step		50		mV
VOUT _{LP}	Average VOUT level in Low Power and Ultra-Low Power modes		VOUT.LVL + 0.05		V
VOUT _{LP_RIPPLE}	VOUT ripple in Low Power and Ultra-Low Power modes		50		mVp-p
I _{VOUT_MAX_PT}	Maximum output current, Pass-through mode		150		mA
POUT _{MAX}	Maximum output power (VOUT=3.3 V, loaded VBAT=1.25 V)		450		mW
I _{VOUT_MAX}	Maximum output current, High Power mode (VOUT=3 V, loaded VBAT=1.25 V)		150		mA
I _{VOUT_LP}	Maximum output current, forced Low Power mode		10		mA
I _{VOUT_ULP}	Maximum output current, Ultra-Low Power mode		1		mA
C _{VBAT}	Effective input capacitance on VBAT pin	3.5		12	μF
C _{VINT}	Effective capacitance on VINT pin	3.5		120	μF
C _{VOUT}	Effective capacitance on VOUT pin	0.7		15	μF
VOUT _{ACCURWC}	Output voltage accuracy, High Power mode, includes line and load regulation (loaded VBAT≥1.25 V)	-5		5	%
VOUT _{ACCUR}	Output voltage accuracy, High Power mode, excluding load and line regulation (loaded VBAT=1.25 V, 25°C)	-2		2	%
F _{BOOST}	Switching frequency in High Power mode		2		MHz
EFF _{ULP1V5}	Efficiency (VBAT=1.5 V, VOUT= 1.8 V, I _{VOUT} =0.1 mA, Ultra-Low Power mode)		87		%
EFF _{ULP2V9}	Efficiency (VBAT=2.9 V, VOUT= 3 V, I _{VOUT} =0.1 mA, Ultra-Low Power mode)		91		%
EFF _{LP1V5}	Efficiency (VBAT=1.5 V, VOUT= 1.8 V, I _{VOUT} =10 mA, Low Power mode)		88		%
EFF _{LP2V9}	Efficiency (VBAT=2.9 V, VOUT= 3 V, I _{VOUT} =10 mA, Low Power mode)		92		%



Symbol	Description	Min	Тур	Max	Units
EFF _{HP1V5}	Efficiency (VBAT=1.5 V, VOUT= 1.8 V, I _{VOUT} =110 mA, High Power mode)		88		%
EFF _{HP2V9}	Efficiency (VBAT=2.9 V, VOUT= 3 V, I _{VOUT} =110 mA, High Power mode)		93		%
ILIM _{BOOST}	Input (valley) current limiter ILIM range, High Power mode		100 to 800		mA
ILIM _{STEP}	ILIM step (register setting)		100		mA
VBAT _{MON}	Input voltage monitoring: VBATMINL and VBATMINH range		0.65 to 3.15		V
VBATMIN _{STEP}	Step for VBATMINL and VBATMINH		50		mV
VOUT _{MON}	Threshold range for output voltage monitoring, VOUTMIN and VOUTWRN		1.7 to 3.25		V
VOUT _{STEPSIZE}	Step size for VOUTMIN and VOUTWRN		50		mV
OCP _{BOOST_PT}	Over-current protection limit for the PMOS transistor in Pass-through mode		325		mA

Table 11: BOOST electrical specification

6.1.5 Electrical characteristics

The following graphs show typical electrical characteristics for BOOST.




Figure 4: VOUT=1.8 V: Auto mode efficiency






Figure 5: VOUT=3.3 V: Auto mode efficiency




Figure 6: VOUT=3.3 V: Auto mode efficiency

6.1.6 Registers

Instances

Instance	Base address	Description
BOOST	0x00000000	BOOST Registers

Register overview

Register	Offset	Description
TASKS_START	0x20	Start task
VOUT	0x22	Output voltage setting




Register	Offset	Description
VOUTSEL	0x23	Output voltage set by pin or register
OPER	0x24	Operating mode selection
COUNT	0x25	Coil current pulse counter result in DPS mode
LIMIT	0x26	Coil current pulse limiter setting in DPS mode
DPS	0x27	Duration of DPS mode
GPIO	0x28	GPIO and polarity selection for BOOST control
PIN	0x29	GPIO usage for BOOST control
CTRLSET	0x2A	Enable VOUTMIN, VOUTWRN, VOUTDPS, OCP and VBATMINSEL
CTRLCLR	0x2B	Disable VOUTMIN, VOUTWRN, VOUTDPS, OCP and VBATMINSEL
IBATLIM	0x2D	Battery current limit setting
VBATMINLHSEL	0x2E	Enable register control for VBATMINL and VBATMINH comparator thresholds
VBATMINL	0x2F	Battery voltage threshold setting (VBATMINL)
VBATMINH	0x30	Battery voltage threshold setting (VBATMINH)
VOUTMIN	0x31	Output voltage threshold setting (VOUTMIN)
VOUTWRN	0x32	Output voltage threshold setting (VOUTWRN)
VOUTDPS	0x33	Output voltage threshold setting (VOUTDPS)
STATUS0	0x34	Read operating mode
STATUS1	0x35	Status of output voltage

6.1.6.1 TASKS_START

Address offset: 0x20

Start task



6.1.6.2 VOUT

Address offset: 0x22
Output voltage setting


Bit nu	umber				7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x00				0 0 0 0 0 0 0
ID					Description
Α	RW	LVL			Output voltage setting (VOUT=1.8V+LVL*0.05V, legal range: 0-30)
			1V8	0	1.8 V (default)
			3V3	30	3.3 V

6.1.6.3 VOUTSEL

Address offset: 0x23

Output voltage set by pin or register





6.1.6.4 OPER

Address offset: 0x24


Operating mode selection

Bit nu	ımber					7	6	5	4 3	2	1 0
ID							С	С	ВВ	Α	A A
Reset	t 0x00					0			0 0		0 0
ID							i				
Α	RW	MODE			Set boost operating mode						
			Auto	0	Auto (HP/LP/ULP/PT) mode						
			НР	1	Forced High Power (HP) mode						
			LP	2	Forced Low Power (LP) mode						
			PT	3	Forced Pass-through (PT) mode						
			NOHP	4	Forced Prevent High Power mode						
В	RW	DPS			DPS mode control						
			Disable	0	DPS operation not allowed						
			ALLOW	1	Allow DPS mode (MODE must be set to '4' or '2')						
			ALLOWLP	2	Allow DPS mode only in LP mode (MODE must be	set t	o '4	or	'2')		
С	RW	DPSTIMER			Periodic timer setting for DPS mode						
			100us	0	100 us (default)						
			200us	1	200 us						
			400us	2	400 us						
			800us	3	800 us						

6.1.6.5 COUNT

Address offset: 0x25

Coil current pulse counter result in DPS mode




6.1.6.6 LIMIT

Address offset: 0x26

Coil current pulse limiter setting in DPS mode





6.1.6.7 DPS

Address offset: 0x27


Duration of DPS mode



6.1.6.8 GPIO

Address offset: 0x28

GPIO and polarity selection for BOOST control




6.1.6.9 PIN

Address offset: 0x29

GPIO usage for BOOST control






6.1.6.10 CTRLSET

Address offset: 0x2A

Enable VOUTMIN, VOUTWRN, VOUTDPS, OCP and VBATMINSEL



6.1.6.11 CTRLCLR

Address offset: 0x2B

Disable VOUTMIN, VOUTWRN, VOUTDPS, OCP and VBATMINSEL








Bit nu	ımber			7 6 5 4 3 2 1 0
ID				E D C B A
Reset	: 0x08			0 0 0 0 1 0 0 0
ID				
		NoEffect	0	No effect
		Disable	1	Disable
В	RW VOUTWRN			Disable output voltage comparator (VOUTWRN)
	W1C			
		NoEffect	0	No effect
		Disable	1	Disable
С	RW VOUTDPS			Disable output voltage comparator (VOUTDPS)
	W1C			
		NoEffect	0	No effect
		Disable	1	Disable
D	RW OCP			Disable over-current protection (OCP) for Pass-Through mode
	W1C			
		NoEffect	0	No effect
		Disable	1	Disable
E	RW VBATMINSEL			Do not allow VOUTMIN comparator to control VBATMIN L/H selection
	W1C			
		NoEffect	0	No effect
		Disable	1	Disable

6.1.6.12 IBATLIM

Address offset: 0x2D

Battery current limit setting




6.1.6.13 VBATMINLHSEL

Address offset: 0x2E

Enable register control for VBATMINL and VBATMINH comparator thresholds






6.1.6.14 VBATMINL

Address offset: 0x2F


Battery voltage threshold setting (VBATMINL)



6.1.6.15 VBATMINH

Address offset: 0x30

Battery voltage threshold setting (VBATMINH)




6.1.6.16 VOUTMIN

Address offset: 0x31

Output voltage threshold setting (VOUTMIN)






6.1.6.17 VOUTWRN

Address offset: 0x32


Output voltage threshold setting (VOUTWRN)



6.1.6.18 VOUTDPS

Address offset: 0x33

Output voltage threshold setting (VOUTDPS)




6.1.6.19 STATUSO

Address offset: 0x34

Read operating mode





6.1.6.20 STATUS1

Address offset: 0x35
Status of output voltage

Bit nu	mber					7	6	5	4	3	2	1 0
ID							G	F	F	D	C	ВА
Reset	0x00					0						0 0
ID												
Α	R	VOUTMIN			Output voltage vs. VOUTMIN							
			NotActive	0	VOUT above VOUTMIN							
			Active	1	VOUT below VOUTMIN							
В	R	VOUTWRN			Output voltage vs. VOUTWRN							
			NotActive	0	VOUT above VOUTWRN							
			Active	1	VOUT below VOUTWRN							
С	R	VOUTDPS			Output voltage vs. VOUTDPS							
			NotActive	0	VOUT above VOUTDPS							
			Active	1	VOUT below VOUTDPS							
D	R	VOUTLVL			Output voltage vs. target							
			UnderVolt	0	VOUT is below target level							
			AtTarget	1	VOUT at target level							
E	R	CNTRDY			Coil current pulse count valid (for DPS mode)							
			NotReady	0	Coil current pulse count not available							
			Ready	1	Coil current pulse counter result ready							
F	R	DURRDY			DPS-mode duration result valid							
			NotReady	0	DPS-mode duration result not available							
			Ready	1	DPS-mode duration result ready							
G	R	VSETCAPTURED			Captured value of VSET pin							
			GND	0	Grounded (low)							
			NC	1	Not connected (high)							

6.2 LDOSW – Low drop-out regulator/load switch

The low drop-out regulator/load switch (LDOSW) is available for use as a switch or LDO regulator both in Active and Hibernate modes.

LDOSW is supplied from BOOST output (VINT). LDO or load switch must be selected prior to enabling LDOSW in register LDOSW.SEL. The mode can also be controlled through a GPIO by selecting **PINCTRL** in register LDOSW.SEL and configuring register LDOSW.GPIO.

The power modes for LDOSW are configured in register LDOSW.SEL and consist of the following:

NORDIC*

- Auto This is the default mode where the device operating mode determines the LDOSW mode. When
 the device is in Active mode, LDOSW is in High Power mode. When the device is in Hibernate mode,
 LDOSW is in Ultra-Low Power mode.
- High Power Output current up to 50 mA.
- Ultra-Low Power Output current up to 2 mA.

Overcurrent protection is enabled by default. It can be disabled in register CONF. The current limits for soft-start and overcurrent protection can be configured in register PRGOCP. The **LSOUT/VOUTLDO** pin is actively discharged when LDOSW is disabled.

Note: GPIO controls must be disabled before entering Hibernate or Hibernate_PT mode.

Load switch

The load switch is OFF by default. Load switch mode is set by selecting **LoadSW** in register LDOSW.SEL and enabled in register LDOSW.LDOSW.

LDO mode

The LDO is OFF by default. LDO mode is set by selecting **LDO** in register LDOSW.SEL. The output voltage is configurable in 50 mV steps in register LDOSW.VOUT and enabled in register LDOSW.LDOSW.

6.2.1 Electrical specification

6.2.1.1 LDOSW in LDO mode



Symbol	Description	Min	Тур	Max	Units
VLDOSW _{PROG}	Output voltage range		0.8 to 3		V
VLDOSW _{STEP}	Output voltage step (register setting)		50		mV
VLDOSW _{ACC}	Output voltage accuracy, High Power mode excluding transients	-3		3	%
VLDOSW _{DROPHP}	Drop-out voltage, High Power mode (VLDOSW=1.8 V)		300		mV
VLDOSW _{DROPLP}	Drop-out voltage, Ultra-Low Power mode (VLDOSW=1.8 V)		400		mV
IVLDOSW _{LDO}	Output current, High Power mode			50	mA
IVLDOSW _{LDO_ULP}	Output current, Ultra-Low Power mode (drop-out voltage=600 mV)			2	mA
IQ _{LDOSW_LDO_HPLP}	Quiescent current, High Power mode (no load, BOOST in Low Power/Ultra-Low Power mode, VBAT=1.5 V) - additional to chip's consumption		1900		μА
IQ _{LDOSW_LDO_HP}	Quiescent current, High Power mode (no load, BOOST in High Power mode, VBAT=1.5 V) - additional to chip's consumption		115		μА
IQ _{LDOSW_LDO_ULP}	Quiescent current, Ultra-Low Power mode (no load, BOOST in Ultra-Low Power mode, VBAT=1.5 V) - additional to chip's consumption		1		μА
VLDOSW _{LDTR}	Load transient (1 - 40 mA in 10 μs), High Power mode		50		mV
VLDOSW _{LNTR}	Line transient (300 mV in 10 μ s), both modes		25		mV
VLDOSW _{PSRR}	Power supply rejection ratio, High Power mode (1 Hz - 10 kHz)		30		dB
C _{LDOSW_LDO}	Effective capacitance on LSOUT/ VOUTLDO pin	0.7		12	μF
VLDOSW _{PD}	Pull-down resistor		2		kΩ

Table 12: LDOSW in LDO mode electrical specification

6.2.1.2 LDOSW in load switch mode



Symbol	Description	Min	Тур	Max	Units
RON _{LDOSW_SW}	RON, High Power mode (1.8 V, OCP disabled)	3 V, OCP 500			
RON _{LDOSW_SW_ULP}	RON, Ultra-Low Power mode		40		Ω
ILDOSW _{SW}	Output current, High Power mode			50	mA
ILDOSW _{SW_ULP}	Output current, Ultra-Low Power mode	nt, Ultra-Low Power mode			mA
IQ _{LDOSW_SW_HPLP}	Quiescent current, High Power mode (no load, BOOST in Low Power/Ultra-Low Power mode, VBAT=1.5 V) - additional to chip's consumption		1800		μА
IQ _{LDOSW_SW_HP}	Quiescent current, High Power mode (no load, BOOST in High Power mode, VBAT=1.5 V) - additional to chip's consumption		50		μА
IQ _{LDOSW_SW_ULP}	Quiescent current, Ultra-Low Power mode (no load, BOOST in Ultra-Low Power mode, VBAT=1.5 V) - additional to chip's consumption		1		μА
VLDOSW _{PD}	Pull-down resistor		2		kΩ

Table 13: LDOSW in load switch mode electrical specification

6.2.2 Registers

Instances

Instance	Base address	Description
LDOSW	0x00000000	LDOSW Registers

Register overview


Register	Offset	Description
VOUT	0x68	Output voltage setting for LDO mode
LDOSW	0x69	Enable
SEL	0x6A	LDO or Load switch mode and operating mode selection
GPIO	0x6B	GPIO polarity and pin select and configuration when GPIO control in use
CONF	0x6C	Over-current protection (OCP)
RAMP	0x6D	Output voltage ramping configuration (LDO mode)
STATUS	0x6E	Read operating mode
PRGOCP	0x6F	Select OCP and Softstart current limits

6.2.2.1 VOUT

Address offset: 0x68

Output voltage setting for LDO mode





6.2.2.2 LDOSW

Address offset: 0x69


Enable



6.2.2.3 SEL

Address offset: 0x6A


LDO or Load switch mode and operating mode selection



6.2.2.4 GPIO


Address offset: 0x6B

GPIO polarity and pin select and configuration when GPIO control in use










6.2.2.5 CONF

Address offset: 0x6C


Over-current protection (OCP)



6.2.2.6 RAMP

Address offset: 0x6D

Output voltage ramping configuration (LDO mode)



6.2.2.7 STATUS

Address offset: 0x6E

Read operating mode



Bit nu	ımber					7	6	5	4	3	2	1	0
ID									Ε	D	С	В	Α
Reset	0x00					0	0	0	0	0	0	0	0
ID													
Α	R	LDO			LDO mode Non-LDO mode (load switch mode, disabled or powering up)								
			NTH	0									
			LDO	1	LDO mode								
В	R	SW			Load switch mode Non-Load switch mode (LDO mode, disabled or powering up)								
			NTH	0									
			LOADSW	1	Load switch mode								
С	R	HP			HP operating mode								
			NTH	0	Non-HP mode								
			НР	1	HP mode								
D	R	ULP			ULP operating mode								
			NTH	0	Non-ULP mode								
			ULP	1	ULP mode								
E	R	OCP			Overcurrent								
			NONE	0	No overcurrent detected								
			ACTIVE	1	Overcurrent detected								

6.2.2.8 PRGOCP

Address offset: 0x6F

Select OCP and Softstart current limits



6.3 GPIO – General purpose input/output

The general purpose input/output pins, **GPIO0** and **GPIO1**, are set as input with weak pull-down by default.

GPIO has the following configurable features:

NORDIC*

- General purpose input
- Control input for BOOST and LDOSW
- Output
- Interrupt

Debouncing, pull-up and pull-down resistors, and variable drive strength are available through register configuration.

6.3.1 Pin configuration

The GPIO peripheral implements two pins, GPIO0 and GPIO1. Both pins can be individually configured in the CONFIG[n], USAGE[n], and OUTPUT[n] registers.

Note: GPIO pins cannot be used while in Hibernate, Hibernate_PT, or Ship mode.

General purpose input

GPIO can be used as a general purpose input to monitor the input logic level. For a pin to function as a GPIO, select **GPIO** in register USAGE[n]. Input buffer enable, debounce, pull-down, and pull-up are set in the CONFIG[n] register. Pin state can be read in the READ register.

GPIO can also be used as an input to trigger an event using INTEN_GPIO_SET to enable events. Set bit GPIO[n]RISE to generate an event on the rising edge. To generate an event on a falling edge, set bit GPIO[n]FALL. The events are visible in register EVENTS_GPIO_SET.

Control input

For a pin to function as a control input, first select **GPIO** in USAGE[n], then configure the pin in CONFIG[n].

The following components can be controlled through GPIO once enabled in the corresponding register.

- LDOSW Registers LDOSW.GPIO and LDOSW.SEL (select PINCTRL)
- BOOST Registers BOOST.PIN and BOOST.GPIO

Output

For a pin to function as an output, select **GPIO** in the USAGE[n] register. Use the CONFIG[n] register to enable the output buffer and configure the settings. OUTPUT[n] drives the pin to the desired state.

Interrupt output

A pin is set as an interrupt output by selecting **INTHI** or **INTLO** (active high or low, respectively) in the USAGE[n] register. The CONFIG[n] register is used to enable the output buffer and configure the settings.

GPIO can be used as an interrupt by setting one or more from the following registers:

- INTEN_SYSTEM_SET
- INTEN ADC SET
- INTEN_GPIO_SET
- INTEN BOOST SET
- INTEN LDOSW SET

6.3.2 Electrical specification

6.3.2.1 GPIO



Symbol	Description	Min	Тур	Max	Units
V _{IH}	Input high voltage	0.7 x VOUT		VOUT	V
V _{IL}	Input low voltage	VSS		0.3 x VOUT	V
V _{OH}	Output high voltage 0.75 x VOUT				V
V _{OL}	Output low voltage	ltage VSS			
PU _{GPIO}	Pull-up resistor		50		kΩ
PD_{GPIO}	Pull-down resistor		500		kΩ
I _{DRIVE_LO}	Drive strength, weak		2		mA
I _{DRIVE_HI}	Drive strength, strong		4		mA
t _{DEB_GPIO}	Input debounce		10		ms

Table 14: GPIO electrical specification

6.3.3 Registers

Instances

Instance	Base address	Description
GPIO	0x00000000	GPIO Registers

Register overview

Register	Offset	Description
CONFIG0	0x80	GPIO0 configuration
CONFIG1	0x81	GPIO1 configuration
USAGE0	0x83	GPIO0 usage
USAGE1	0x84	GPIO1 usage
OUTPUT0	0x86	GPIO0 output value set
OUTPUT1	0x87	GPIO1 output value set
READ	0x89	GPIO pin states

6.3.3.1 CONFIGO

Address offset: 0x80 GPIO0 configuration





Bit nu	umber					7	6	5	4	3	2	1 0
ID							G	F	Ε	D	С	ВА
Reset	t 0x09					0	0	0	0	1	0	0 1
ID												
			ENABLE	1	Enable input buffer							
В	RW	OUTPUT			Enable output buffer							
			DISABLE	0	Disable output buffer							
			ENABLE	1	Enable output buffer							
С	RW	OPENDRAIN			Open drain enable							
			OFF	0	Open-drain disabled							
			ON	1	Open-drain enabled							
D	RW	PULLDOWN			Pull-down enable							
			OFF	0	Pull-down disabled							
			ON	1	Pull-down enabled							
E	RW	PULLUP			Pull-up enable							
			OFF	0	Pull-up disabled							
			ON	1	Pull-up enabled							
F	RW	DRIVE			Drive strength select							
			NORMAL	0	Normal drive strength							
			HIGH	1	High drive strength							
G	RW	DEBOUNCE			Debounce enable							
			OFF	0	Debounce filter disabled							
			ON	1	Debounce filter enabled							

6.3.3.2 CONFIG1

Address offset: 0x81 GPIO1 configuration

Bit nu	ımber					7	6	5	4	3	2 1	0
ID							G	F	Е	D (C E	A
Reset	0x09					0	0	0	0	1 (0 0	1
ID												
Α	RW	INPUT			Enable input buffer							
			DISABLE	0	Disable input buffer							
			ENABLE	1	Enable input buffer							
В	RW	OUTPUT			Enable output buffer							
			DISABLE	0	Disable output buffer							
			ENABLE	1	Enable output buffer							
С	RW	OPENDRAIN			Open drain enable							
			OFF	0	Open-drain disabled							
			ON	1	Open-drain enabled							
D	RW	PULLDOWN			Pull-down enable							
			OFF	0	Pull-down disabled							
			ON	1	Pull-down enabled							
E	RW	PULLUP			Pull-up enable							
			OFF	0	Pull-up disabled							
			ON	1	Pull-up enabled							
F	RW	DRIVE			Drive strength select							
			NORMAL	0	Normal drive strength							
			HIGH	1	High drive strength							
G	RW	DEBOUNCE			Debounce enable							
			OFF	0	Debounce filter disabled							




ID R/W Field Value ID Value Description	
	0 0 0 1 0 0 1
Reset 0x09 0 0	0 0 0 1 0 0 1
ID C	G F E D C B A
Bit number 7 6	6 5 4 3 2 1 0

6.3.3.3 USAGE0

Address offset: 0x83


GPIO0 usage



6.3.3.4 USAGE1

Address offset: 0x84


GPIO1 usage



6.3.3.5 OUTPUTO

Address offset: 0x86

GPIO0 output value set




6.3.3.6 OUTPUT1

Address offset: 0x87
GPIO1 output value set







6.3.3.7 READ

Address offset: 0x89

GPIO pin states

Bit nu	umber					7	6	5	4	3 2	1	0
ID										С	В	Α
Reset	t 0x00					0	0	0	0	0 0	0	0
ID												
Α	R	GPIO0			GPIO0 pin state							
			LOW	0	Pin is low							
			HIGH	1	Pin is high							
В	R	GPIO1			GPIO1 pin state							
			LOW	0	Pin is low							
			HIGH	1	Pin is high							
С	R	GPIO2_RESERVED			GPIO2 pin state (reserved)							
			LOW	0	Pin is low							
			HIGH	1	Pin is high							



7 System features

7.1 System Monitor

The chip has an 8-bit ADC with offset calibration that is used for measuring internal parameters. It can be used in the following measurement modes:

- Single-shot
- Timed
- Averaged

Measurements

- · VBAT voltage measurement
- VOUT voltage measurement
- Die temperature measurement (can be used to estimate battery temperature)
- Offset measurement

Interrupt is available once a measurement is complete. ADC status is available in a register. One measurement at a time can be done. New conversion can only be started once ADC.STATUS indicates that ADC is ready. Separate result registers are available for each mode and for the averaged result.

By default the factory calibration is used to make conversion results more accurate. In addition user can also request re-calibration to achieve the best accuracy. Offset is then stored in register ADC.OFFMEASURED and can be taken into use instead of the factory calibration using register ADC.OFFSETCFG.

Single-shot measurements

Single-shot measurements are triggered by selecting the mode in register ADC.CONFIG followed by a common conversion task in ADC.TASKS ADC.

Timed measurements

Timed measurements for battery voltage (VBAT) are enabled in registers ADC.CONFIG and ADC.DELAY, and triggered by ADC.TASKS_ADC.

Software can abort a timed VBAT measurement in register ADC.TASKS_ADC to free up ADC for another measurement. Interrupt and conversion results are available for the aborted measurement.

Averaged measurements

Averaged measurements are enabled in registers ADC.CONFIG and triggered by ADC.TASKS_ADC and the results are available in ADC.AVERAGE. Averaging is available for all modes except offset measurement.

Events and interrupts

An event register and interrupt are available for each measurement and are issued once the measurement has been completed. See registers MAIN.EVENTS_ADC_SET, MAIN.EVENTS_ADC_CLR, MAIN.INTEN_ADC_SET and MAIN.INTEN_ADC_CLR.

Measurement results

Results from the ADC are stored in registers according to the following table.



Value	Register
Battery voltage	ADC.READVBAT
VOUT voltage	ADC.READVOUT
Die temperature	ADC.READTEMP
Averaged battery voltage, VOUT, or Die temperature	ADC.AVERAGE

Table 15: ADC measurements

VBAT

The equation for (instant and delayed) VBAT is given by the following:

$$VBAT(V) = \frac{ADC.READVBAT * 3.2}{256}$$

In case averaged measurement mode has been used, ADC.READVBAT needs to be replaced with ADC.AVERAGE in the above equation.

VOUT

The equation for VOUT is given by the following:

$$VOUT(V) = 1.8 + \frac{ADC.READVOUT*1.5}{256}$$

In case averaged measurement mode has been used, ADC.READVOUT needs to be replaced with ADC.AVERAGE in the above equation.

Die temperature

The die temperature, T (in °C), is given by the following equation:

$$T(^{\circ}C) = 389.5 - 2.12 * ADC.READTEMP$$

In case averaged measurement mode has been used, ADC.READTEMP needs to be replaced with ADC.AVERAGE in the above equation.

Die temperature can be used to estimate battery temperature. The self-heating of nPM2100 is negligible in typical $Bluetooth^{@}$ Low Energy applications, making die temperature a good approximation of battery temperature.

7.1.1 Electrical specification

7.1.1.1 ADC



Symbol	Description	Min	Тур	Max	Units
BITS	Number of bits		8		
t _{CONV}	Conversion time		100		μs
VBAT _{RANGE}	VBAT measurement range	0		3.2	V
VBAT _{ACC}	VBAT measurement accuracy, 0.7 < VBAT < 3.2 V	-2		2	%
VBAT _{ACC_25C}	VBAT measurement accuracy, 0.7 < VBAT < 3.2 V, T=25°C		± 1		%
VBAT _{DELAY}	Timed VBAT measurement delay range (4 ms steps)		5 to 1025		ms
VOUT _{RANGE}	Measurement range for VOUT	1.8		3.3	V
DIET _{RANGE}	Die temperature measurement range	-20		105	°C
DIET _{ACC}	Die temperature measurement accuracy, -10 < T < 60°C	-5		5	°C
DNL	Differential non-linearity		< 0.5		LSB

Table 16: ADC electrical specification

7.1.2 Registers

Instances

Instance	Base address	Description
ADC	0x00000000	ADC Registers

Register overview


Register	Offset	Description
TASKS_ADC	0x90	Start ADC sampling and conversion process, Abort ADC delays
CONFIG	0x91	Select mode, averaging and GPIO control
DELAY	0x92	Delay setting for VBAT measurement
OFFSETCFG	0x93	ADC offset configurations
CTRLSET	0x94	VOUT droop detector and recovery counter
CTRLCLR	0x95	VOUT droop detector and recovery counter
READVBAT	0x96	VBAT conversion result
READTEMP	0x97	Die temperature conversion result
READDROOP	0x98	Droop detection conversion result
READVOUT	0x99	VOUT conversion result
VOUTRECOV	0x9A	VOUT recovery time
AVERAGE	0x9B	Averaged measurement result
BOOST	0x9C	Boost operating mode snapshot (for battery voltage measurement)
STATUS	0x9D	ADC and VOUT droop detector and recovery counter status
OFFSETFACTORY	0x9E	Factory delivered value for offset correction.
		NOTE: Reset value overwritten with OTP value.
OFFSETMEASURED	0x9F	ADC offset calibration result. Can be updated by on chip offset measurement.



7.1.2.1 TASKS_ADC

Address offset: 0x90


Start ADC sampling and conversion process, Abort ADC delays



7.1.2.2 CONFIG

Address offset: 0x91

Select mode, averaging and GPIO control




7.1.2.3 DELAY

Address offset: 0x92

Delay setting for VBAT measurement






7.1.2.4 OFFSETCFG

Address offset: 0x93


ADC offset configurations



7.1.2.5 CTRLSET

Address offset: 0x94

VOUT droop detector and recovery counter



7.1.2.6 CTRLCLR

Address offset: 0x95

VOUT droop detector and recovery counter



Bit nu	ımber			7 6 5 4 3 2 1 0
ID				В А
Reset	0x00			0 0 0 0 0 0 0
ID				Description
Α	RW DROOPSTO	P		VOUT droop detector measurement
	W1C			
		NoEffect	0	No effect
		Trigger	1	End VOUT droop detection "window" (and trigger A/D conversion)
В	RW RECOVSTOR			VOUT droop revovery time counter
	W1C			
		NoEffect	0	No Effect
		Trigger	1	Stop VOUT droop recovery time counter

7.1.2.7 READVBAT

Address offset: 0x96

VBAT conversion result



7.1.2.8 READTEMP

Address offset: 0x97


Die temperature conversion result



7.1.2.9 READDROOP

Address offset: 0x98

Droop detection conversion result



7.1.2.10 READVOUT


Address offset: 0x99
VOUT conversion result





7.1.2.11 VOUTRECOV


Address offset: 0x9A VOUT recovery time



7.1.2.12 **AVERAGE**

Address offset: 0x9B


Averaged measurement result



7.1.2.13 BOOST

Address offset: 0x9C

Boost operating mode snapshot (for battery voltage measurement)




7.1.2.14 STATUS

Address offset: 0x9D

ADC and VOUT droop detector and recovery counter status






7.1.2.15 OFFSETFACTORY

Address offset: 0x9E

Factory delivered value for offset correction.

NOTE: Reset value overwritten with OTP value.



7.1.2.16 OFFSETMEASURED

Address offset: 0x9F

ADC offset calibration result. Can be updated by on chip offset measurement.



7.2 TIMER — Timer/monitor

TIMER can be used in the following ways, depending on configuration in CONFIG.

- Boot monitor
- Watchdog timer
- Wakeup timer
- General purpose timer



TIMER only runs one configuration at a time because it is shared for all functions. TIMER target is a 24-bit number split into three registers TARGET. The least significant bit (Isb) is equal to 15.625 ms. The value can be calculated using the given equation:

$$Value = ROUND[\frac{Time(ms)}{15.625}] - 1$$

Note: Timer target registers contain non-zero default values after power-up and reset.

TIMER is started and stopped using TASKS START and TASKS STOP, respectively

The wakeup timer wakes the system from Hibernate or Hibernate_PT mode. Do not use the watchdog timer or general purpose timer when the system is in Ship or Hibernate modes.

A pre-warning interrupt 32 ms before timer expiration is available in all timer modes, but is most relevant for Watchdog and General purpose timer modes. See register INTEN_SYSTEM_SET.

Timer Free event and interrupt in INTEN_SYSTEM_SET can be used to determine when TIMER becomes free. The interrupt is available when software stops a timer (or boot monitor) and whenever the general purpose timer expires.

7.2.1 Boot monitor

Boot monitor power cycles the host System on Chip when the software fails to boot.

Boot monitor starts when the chip enters Active mode unless the **SYSGDEN** pin has been pulled low externally. The pin state is checked during chip power-up.

Software can stop the boot monitor by activating the timer stop task in TASKS_STOP to avoid the power cycle. Boot monitor cannot be re-enabled through TWI after it has been stopped.

7.2.2 Watchdog timer

Watchdog timer expiration can be configured by host software to generate a host reset on the **PG/RESET** pin or a power cycle. When configured to issue a reset, nPM2100 is not reset internally.

A power cycle turns VOUT OFF for t_{PWRDN} and issues a reset through the **PG/RESET** pin. LDOSW is disabled and nPM2100 is reset internally.

7.2.3 Wakeup timer

The wakeup timer wakes the system from Hibernate or Hibernate_PT modes. Host software configures the timer before the device enters the Hibernate mode. The time programmed to the wakeup timer must be longer than tpwRDN.

If the chip exits from Hibernate mode due to the wakeup timer expiring, TIMER mode is automatically changed to Boot monitor.

7.2.4 General purpose timer

The general purpose timer interrupts the host after a timeout.

7.2.5 Electrical specification

7.2.5.1 TIMER



Symbol	Description	Min	Тур	Max	Units
F _{TIMER}	Frequency of timer clock		64		Hz
t _{MIN_PERIOD}	Minimum time period		16		ms
t _{MAX_PERIOD}	Maximum time period		3		days
t _{BOOT_TIMER}	Boot monitor period		10		S
t _{PREWRN}	Time between prewarning interrupt and timer expiration		32		ms
TIMER _{ACC_25C}	Accuracy of timer clock (T=25°C)		±3		%
TIMER _{ACC}	Accuracy of timer clock	-20		20	%
TIMER _{ACC_LIM_T}	Accuracy of timer clock, limited die temperature range -10 < T < 60°C	-10		10	%

Table 17: TIMER electrical specification

7.2.6 Registers

Instances

Instance	Base address	Description
TIMER	0x00000000	TIMER Registers

Register overview

Register	Offset	Description
TASKS_START	0xB0	Start task
TASKS_STOP	0xB1	Stop task
TASKS_KICK	0xB2	Watchdog kick task
CONFIG	0xB3	Timer mode select
TARGETHI	0xB4	Most significant byte
TARGETMID	0xB5	Middle byte
TARGETLO	0xB6	Least significant byte
STATUS	0xB7	Timer status

7.2.6.1 TASKS_START

Address offset: 0xB0

Start task





7.2.6.2 TASKS_STOP

Address offset: 0xB1

Stop task




7.2.6.3 TASKS_KICK

Address offset: 0xB2 Watchdog kick task



7.2.6.4 CONFIG

Address offset: 0xB3 Timer mode select



7.2.6.5 TARGETHI

Address offset: 0xB4 Most significant byte



The most significant byte of the 24-bit timer value



7.2.6.6 TARGETMID

Address offset: 0xB5

Middle byte



7.2.6.7 TARGETLO

Address offset: 0xB6 Least significant byte



7.2.6.8 STATUS

Address offset: 0xB7

Timer status



7.3 Ship and Break-to-wake modes

Ship mode and Break-to-wake mode are the lowest power consumption modes. Ship mode provides the lowest current consumption IQ_{SHIP}.

Ship mode

There are two ways to enter and wake up from Ship mode.

The button connected to the SHPHLD pin is one way to access Ship mode, as described by the following.

- Press the button for a duration of t_{PWROFF}. The chip enters Ship mode when the button is released (SHPHLD returns high).
- To wake up the device, press the button again. The debounce time is t_{SHPHLD_DEB_SHP}.



The second way to enter and wake up from Ship mode is through a task register. In addition, either **SHPHLD** edge can be used for wakeup by doing the following:

- TWI configures the desired edge for wakeup in WAKEUP and checks that the **SHPHLD** pin is in an inactive state (HIGH when the falling edge is selected, and LOW when it is a rising edge). Pin state is visible in register MAIN.STATUS. TWI then activates the task in register TASKS_SHIP to enter Ship mode.
- Wakeup happens when a suitable edge appears on the SHPHLD pin. The debounce time is
 tshphlD_DEB_SHP.

The **SHPHLD** pin includes both pull-up and pull-down resistors which can be controlled through register **SHPHLD**. Pull-up (default) is used together with a button. Pull-down can be used in Active mode to avoid a floating input pin.

Note: When rising edge detection has been selected, the external voltage on the **SHPHLD** pin must remain below VBAT to avoid leakage current towards the battery. If voltage is higher, an external series resistor or resistor divider can help to reduce the leakage.

Break-to-wake mode

Break-to-wake mode is a variant of Ship mode where wakeup happens once a connection between the **SHPHLD** pin and ground is broken. It is the second lowest current consumption (IQ_{BREAKTOWAKE}) mode of the device.

The **SHPHLD** pin is connected to ground using a wire or similar, and the system is set to break-to-wake mode for storage and transport. Once the wire is broken during first use, the system wakes up.

To configure Break-to-wake mode the pull-up resistor needs to be disabled and a suitable pull-up current PU_{CURR} activated in register SHPHLD. Rising edge wakeup is set in register WAKEUP. Break-to-wake mode is then entered using task TASKS_SHIP. In addition, software has to make sure that the **SHPHLD** pin is low before activating the task.

7.3.1 Electrical specification

7.3.1.1 Ship mode

Symbol	Description	Min	Тур	Max	Units
t _{SHPHLD_DEB_SHP}	Duration of SHPHLD button press to exit Ship mode	500	1000	2000	ms
t _{PWROFF}	Duration of SHPHLD button press to enter Ship mode (power OFF button)		2000		ms
R _{SHPHLD_PU}	SHPHLD pin pull-up resistor		100		kΩ
R _{SHPHLD_PD}	SHPHLD pin pull-down resistor		75		kΩ
PU _{CURR_01}	Break-to-wake mode; pull-up current, VBAT=1.25 V, 25°C		30		nA
V _{SHPHLD_RISE}	Rising voltage threshold on SHPHLD pin		0.6		V

Table 18: Ship mode electrical specification



7.3.2 Registers

Instances

Instance	Base address	Description
SHIP	0x00000000	SHIP Registers

Register overview

Register	Offset	Description
TASKS_SHIP	0xC0	Task for entering SHIP mode
WAKEUP	0xC1	Select which edge wakes up the chip from Ship, Hibernate or Hibernate_PT modes
SHPHLD	0xC2	Configure pull-up and pull-down resistors for SHPHLD pin

7.3.2.1 TASKS_SHIP

Address offset: 0xC0


Task for entering SHIP mode



7.3.2.2 WAKEUP

Address offset: 0xC1

Select which edge wakes up the chip from Ship, Hibernate or Hibernate_PT modes




7.3.2.3 SHPHLD

Address offset: 0xC2

Configure pull-up and pull-down resistors for SHPHLD pin





7.4 Hibernate mode

Hibernate mode minimizes the quiescent current and provides autonomous wakeup.

The following hibernate modes are available:

- Hibernate BOOST is running in Ultra-Low Power mode and LDOSW is available.
- Hibernate_PT BOOST is set to Pass-through mode (VINT=VBAT). This mode can only be used when battery voltage is high enough (VBAT > VINT_{BOR}) to supply the chip directly without boosting. Battery and VINT voltage are not monitored and LDOSW is disabled.

Both Hibernate modes use more power than Ship mode, but provide faster wakeup (t_{SHPHLD_HIB}). Ship mode provides the lowest power consumption and slowest wakeup. Hibernate_PT mode is the third lowest power consumption mode (IQ_{HIB PT}).

The following are alternative ways to exit both Hibernate modes:

- · Exit automatically through the wake-up timer
- SHPHLD pin wakeup. The pin debounce time is adjustable through register DEBOUNCE.

Note: The wake-up timer must be set for longer than t_{PWRDN}.

Hibernate mode

The device enters Hibernate mode through register TASKS_HIBER. In Hibernate mode, BOOST is running (VINT > VBAT), **VOUT** is discharged to **AVSS1**, but LDOSW is possibly ON. This mode has higher power consumption than Hibernate_PT.

Wakeup is fast as VINT is already at the target voltage level. Register content remains.

Hibernate_PT mode

The device enters Hibernate_PT mode through register TASKS_HIBERPT. BOOST is set to Pass-through mode. **VOUT** is discharged to **AVSS1** and LDOSW is disabled.

Upon wakeup, the device executes full power-up sequence including register reset.

7.4.1 Electrical specification



7.4.1.1 Hibernate modes

Symbol	Description	Min	Тур	Max	Units
t _{SHPHLD_DEB_HIB}	SHPHLD debounce time in Hibernate and Hibernate PT modes		10, 30, 60, 100 (default), 300, 600, 1000, 3000		ms
t _{SHPHLD_HIB}	Wake-up time from Hibernate and Hibernate PT modes to Active mode using SHPHLD pin			1	ms

Table 19: Hibernate modes electrical specification

7.4.2 Registers

Instances

Instance	Base address	Description
HIBERNATE	0x00000000	HIBERNATE Registers

Register overview

Register	Offset	Description
TASKS_HIBER	0xC8	Task for entering HIBERNATE mode
TASKS_HIBERPT	0xC9	Task for entering HIBERNATE_PT mode
DEBOUNCE	0xCA	Debounce time setting for exiting HIBERNATE and HIBERNATE PT modes

7.4.2.1 TASKS_HIBER

Address offset: 0xC8

Task for entering HIBERNATE mode




7.4.2.2 TASKS_HIBERPT

Address offset: 0xC9

Task for entering HIBERNATE_PT mode






7.4.2.3 DEBOUNCE

Address offset: 0xCA

Debounce time setting for exiting HIBERNATE and HIBERNATE_PT modes



7.5 Reset

The Reset button can be connected to the **PG/RESET** pin. This pin is an open drain reset input / power good output with internal pull-up. Alternatively, in so called single-button configuration, reset button can be moved to **SHPHLD** pin.

Host software and watchdog resets are also available. Reason for the reset is available in register RESET. The register needs to be cleared using TASKS CLR.

Boot monitor is activated after each power cycle unless disabled using SYSGDEN.

Normal operation

A long logic-low ($>t_{RST_DEB_L}$) on **PG/RESET** causes a power cycle and resets the whole system. This feature is enabled by default after power-up, but can be disabled in register BUTTON.

If configured in register MAIN.INTEN_SYSTEM_SET, a short logic-low pulse on **PG/RESET** sends an interrupt to the host. Host software reads the pin state in register MAIN.STATUS. Here the **PG/RESET** pin must not be connected to the host's reset input in order to avoid a host-only reset.



Single-button configuration

The Reset button can be assigned to the **SHPHLD** pin through register PIN. This enables a single button to be used to exit Ship mode, and as a reset button through a long press. This configuration disables reset button functionality from pin **PG/RESET**.

Host software reset

Host software can reset the device in register TASKS_RESET. As a consequence, a power cycle is performed. A reset is not possible in Ship or Hibernate mode.

Watchdog reset

Watchdog timer expiration causes either a host reset via **PG/RESET** or a complete power cycle. This can be configured in register TIMER.CONFIG.

In case of Watchdog reset the **PG/RESET** pin is toggled low for t_{PWRDN}. No internal reset occurs. Signals from the host connected to **GPIO[n]** may change state and impact the BOOST operating mode, for example. Boot monitor does not start.

A Watchdog power cycle resets all registers to defaults, toggles the **PG/RESET** pin, and switches **VOUT** OFF for t_{PWRDN}. LDOSW is disabled. (Both **VOUT** and **LSOUT/VOUTLDO** are discharged to **AVSS1**.)

Scratch registers

VBAT and VINT voltage domains contain scratch registers SCRATCHA and SCRATCHB, respectively.

SCRATCHA is only reset when VBAT falls below VBAT_{POR_FALLING}. Registers WRITE and STROBE are used to store data into the SCRATCHA register and register READ is used to read it back.

SCRATCHB resets when VINT falls below VINT_{BOR} or whenever the device goes to COLD START state. The register content remains in case of a watchdog reset. The register is not reset when device enters and exits Hibernate mode.

7.5.1 Electrical specification

7.5.1.1 Reset

Symbol	Description	Min	Тур	Max	Units
t _{PWRDN}	Length of reset pulse/power cycle		370		ms
t _{RST_DEB_S}	Reset button: short press debounce time		100		ms
t _{RST_DEB_L}	Reset button: long press debounce time		5, 10 (default), 30		S
R _{RST_PU}	Pull up resistor on PG/RESET pin		60		kΩ

Table 20: Reset electrical specification



7.5.2 Registers

Instances


Instance	Base address	Description
RESET	0x0000000	RESET Registers
		None

Register overview

Register	Offset	Description
TASKS_RESET	0xD0	Start SW reset task
TASKS_CLR	0xD1	Clear reset reason register
BUTTON	0xD2	Long press reset configuration
		NOTE: Reset value overwritten with OTP value.
PIN	0xD3	Reset pin configuration
		NOTE: Reset value overwritten with OTP value.
DEBOUNCE	0xD4	Debounce time setting for reset button
		NOTE: Reset value overwritten with OTP value.
RESET	0xD5	Reset reason
ALTCONFIG	0xD6	ALT configurations
		NOTE: Reset value overwritten with OTP value.
WRITE	0xD7	Write to Scratch register A
STROBE	0xD8	Strobe for Scratch A
READ	0xD9	Read from Scratch register A
SCRATCHB	0xDA	Write and read Scratch register B
WRITESTICKY	0xDB	Write to Sticky register (requires strobing, use register STROBESTICKY)
STROBESTICKY	0xDC	Strobe for WRITESTICKY register
READSTICKY	0xDD	Read from Sticky register (retains contents until VBAT is disconnected)
SYSGDENSTATUS	0xE2	SYSGDEN pin status

7.5.2.1 TASKS_RESET

Address offset: 0xD0 Start SW reset task



7.5.2.2 TASKS_CLR

Address offset: 0xD1

Clear reset reason register





7.5.2.3 BUTTON

Address offset: 0xD2

Long press reset configuration

NOTE: Reset value overwritten with OTP value.



7.5.2.4 PIN

Address offset: 0xD3

Reset pin configuration

NOTE: Reset value overwritten with OTP value.



7.5.2.5 DEBOUNCE

Address offset: 0xD4

Debounce time setting for reset button

NOTE: Reset value overwritten with OTP value.



Bit nu	ımber					7	6	5 -	4 3	3 2	1 0
ID											A A
Reset	0x00					0	0	0	0 0	0	0 0
ID											
Α	RW	TIME			Debounce time for reset button						
Α	RW	TIME	105	0	Debounce time for reset button 10 seconds						
Α	RW	TIME	10S 5S	0							
A	RW	TIME			10 seconds						

7.5.2.6 RESET

Address offset: 0xD5

Reset reason

Bit nu	mber					7	6	5	4 3	2	1	0
ID									ВЕ	8 B	В	Α
Reset	0x00					0	0	0	0 (0	0	0
ID												
Α	R	BOR			Brown-out reset							
			NotActive	0	No brown-out reset happened							
			Active	1	Brown-out reset happened							
В	R	REASON			Reason for the previous reset (if several reasons of	cur	red,	on	ly th	e firs	st	
					reason is stored)							
			ColdPwrUp	0	Cold power up							
			TSD	1	Thermal shutdown							
			BootMonit	2	Boot monitor							
			Button	3	Long press reset button							
			WdRst	4	Watchdog reset							
			WdPwrCycle	5	Watchdog power cycle							
			SwReset	6	Software reset task							
			HiberPin	7	SHPHLD pin exit from HIBERNATE mode							
			HiberTimer	8	Timer exit from HIBERNATE mode							
			HiberPtPin	9	SHPHLD pin exit from HIBERNATE_PT mode							
			HiberPtTimer	10	Timer exit from HIBERNATE_PT mode							
			PowerOffButton	11	PowerOffButton							
			ShipExit	12	Exit from SHIP mode							
			OCP	13	Over-current protection (OCP)							

7.5.2.7 ALTCONFIG

Address offset: 0xD6
ALT configurations

NOTE: Reset value overwritten with OTP value.






7.5.2.8 WRITE

Address offset: 0xD7

Write to Scratch register A



7.5.2.9 STROBE

Address offset: 0xD8 Strobe for Scratch A



7.5.2.10 READ

Address offset: 0xD9

Read from Scratch register A



7.5.2.11 SCRATCHB

Address offset: 0xDA

Write and read Scratch register B




7.5.2.12 WRITESTICKY

Address offset: 0xDB

Write to Sticky register (requires strobing, use register STROBESTICKY)






7.5.2.13 STROBESTICKY

Address offset: 0xDC


Strobe for WRITESTICKY register



7.5.2.14 READSTICKY

Address offset: 0xDD

Read from Sticky register (retains contents until VBAT is disconnected)



7.5.2.15 SYSGDENSTATUS

Address offset: 0xE2 SYSGDEN pin status



Bit nu	mber					7	6	5	4	3 2	. 1	0
ID											В	ВА
Reset	0x00					0	0	0	0 (0 0	0	0
ID												
Α	R	BOOTMONSTATUS			Boot monitor status							
			Disabled	0	Boot monitor disabled							
			SYSGDEN	1	Boot monitor is active unless SYSGDENSTATE=0							
В	R	SYSGDENSTATE			Latched SYSGDEN pin state							
			LOW	0	SYSGDEN was low during power up							
			HIGH	1	SYSGDEN was high during power up							

7.6 TWI — I^2 C compatible two-wire interface

TWI is a two-wire interface that controls and monitors the device state through registers.

Main Features

- I²C compatible up to 400 kHz
- TWI clock supports 100 kHz to 1 MHz

A GPIO pin can be set as an interrupt pin, see GPIO – General purpose input/output on page 36.

Interface supply

TWI is supplied by internal connection.

Addressing

The 7-bit slave address is 111 0100 or 0x74.

The registers have 8-bit addressing and 8-bit data.

Register types and usage

Bit SET and CLR registers enable software to set and clear individual bits in a register without performing a read-modify-write operation. Writing 1 to a bit in the SET or CLR register will set or clear the same bit respectively. Writing 0 to a bit in the SET or CLR register has no effect. Reading the SET (or CLR) register returns the value of the register in question.

Tasks are used to trigger actions, such as to start or stop a particular behavior. A task is triggered when firmware writes 1 to the task register. Writing 0 to a task register has no effect. Reading the register always returns 0.

Event SET and CLR registers enable software to read and clear individual events in a register without performing a read-modify-write operation. Reading the SET or CLR register informs software about events. Writing $\mathbb 1$ to the CLR register clears the event and the corresponding interrupt, respectively. Writing $\mathbb 1$ to a SET register generates an event for debugging purposes. Writing $\mathbb 0$ to SET or CLR register has no effect.

Most events generated by the device can be configured to generate an interrupt towards the host. Multiple events can be enabled to generate interrupts simultaneously. Because there is one single interrupt signal, all SET or CLR event registers need to be read to resolve the correct interrupt source. Event registers are located in adjacent addresses which allow for burst read.

Software can enable and disable individual interrupts through registers INTENSET and INTENCLR, without having to perform a read-modify-write operation. Writing $\mathbb 1$ to INTENSET enables the interrupt. Writing $\mathbb 1$ to INTENCLR disables it. Reading the INTENSET or INTENCLR register informs software about interrupts that are currently enabled. Writing $\mathbb 0$ to INTENSET or INTENCLR register has no effect.



Interrupts are acknowledged by writing $\ensuremath{\mathbb{1}}$ to the corresponding events CLR register bit.

Status registers are read-only and indicate the current state of a signal, event, or mode.

Sticky registers retain their contents until the battery has been disconnected. See RESET registers for details.

7.6.1 Registers

Instances

Instance	Base address	Description
MAIN	0x00000000	MAIN Registers

Register overview

Register	Offset	Description
EVENTS_SYSTEM_SET	0x0	System events Event Set
EVENTS_ADC_SET	0x1	ADC events Event Set
EVENTS_GPIO_SET	0x2	GPIO events Event Set
EVENTS_BOOST_SET	0x3	BOOST events Event Set
EVENTS_LDOSW_SET	0x4	LDOSW events Event Set
EVENTS_SYSTEM_CLR	0x5	System events Event Clear
EVENTS_ADC_CLR	0x6	ADC events Event Clear
EVENTS_GPIO_CLR	0x7	GPIO events Event Clear
EVENTS_BOOST_CLR	0x8	BOOST events Event Clear
EVENTS_LDOSW_CLR	0x9	LDOSW events Event Clear
INTEN_SYSTEM_SET	0xA	System events Interrupt Enable Set
INTEN_ADC_SET	0xB	ADC events Interrupt Enable Set
INTEN_GPIO_SET	0xC	GPIO events Interrupt Enable Set
INTEN_BOOST_SET	0xD	BOOST events Interrupt Enable Set
INTEN_LDOSW_SET	0xE	LDOSW events Interrupt Enable Set
INTEN_SYSTEM_CLR	0xF	System events Interrupt Enable Clear
INTEN_ADC_CLR	0x10	ADC events Interrupt Enable Clear
INTEN_GPIO_CLR	0x11	GPIO events Interrupt Enable Clear
INTEN_BOOST_CLR	0x12	BOOST events Interrupt Enable Clear
INTEN_LDOSW_CLR	0x13	LDOSW events Interrupt Enable Clear
REQUESTSET	0x14	Set function on (Read current status)
REQUESTCLR	0x15	Clear function on (Read current status)
STATUS	0x16	Status register

7.6.1.1 EVENTS_SYSTEM_SET

Address offset: 0x0


System events Event Set



Bit nu	ımber				7	6	5	4 3	2	1	0			
ID					Н	G	F	E D	С	В	Α			
Reset	0x00				0	0	0	0 0	0	0	0			
ID														
Α	RW	DIETWARN		Die temperature warning. Writing 1 sets the event	(for	del	oug	ging)						
	W1S													
В	RW	SHPHLDFALL		SHPHLD falling edge. Writing 1 sets the event (for	debu	ıggi	ng).							
	W1S													
С	RW	SHPHLDRISE		SHPHLD rising edge. Writing 1 sets the event (for o	lebu	ggir	ıg).							
	W1S													
D	RW	PGRESETFALL		PG/RESET falling edge. Writing 1 sets the event (for debugging).										
	W1S													
Е	RW	PGRESETRISE		PG/RESET rising edge. Writing 1 sets the event (for debugging).										
	W1S													
F	RW	TIMER		General purpose timer expired. Writing 1 sets the	even	nt (f	or d	ebug	gin	g).				
	W1S													
G	RW	TIMERPREWRN		Pre warning event before timer expires (General p	urpo	se,	Boo	t mo	nito	r,				
	W1S			Wake up, WD reset, WD power cycle). Writing 1 se	ts th	ne e	ven	(for						
				debugging).										
Н	RW	TIMERFREE		Timer free event (The event occurs when the time	r rea	che	s its	set	dura	itio	า			
	W1S			in general purpose timer mode, or if the timer is n	nanu	ally	sto	opeo	via					
				TIMER.TASK_STOP task register). Writing 1 sets the event (for debugging).										

7.6.1.2 EVENTS_ADC_SET

Address offset: 0x1
ADC events Event Set



7.6.1.3 EVENTS_GPIO_SET

Address offset: 0x2
GPIO events Event Set



Bit nu	mber					7	6	5 4	1 3	2	1	0
ID								F E	D	С	В	Α
Reset	Reset 0x00								0	0	0	0
ID												
Α	RW	GPIO0FALL			Falling edge on GPIO0. Writing 1 sets the event (for	r deb	ug	ging	١.			
	W1S											
В	RW	GPIOORISE			Rising edge on GPIO0. Writing 1 sets the event (for	deb	ugg	ing)				
	W1S											
С	RW	GPIO1FALL			Falling edge on GPIO1. Writing 1 sets the event (for	r deb	ug	ging	١.			
	W1S											
D	RW	GPIO1RISE			Rising edge on GPIO1. Writing 1 sets the event (for	deb	ugg	ing)				
	W1S											
E	RW	GPIO2FALL			Reserved (Falling edge on GPIO2). Writing 1 sets th	e ev	ent	(for	deb	ugg	ing)	
	W1S											
F	RW	GPIO2RISE			Reserved (Rising edge on GPIO2). Writing 1 sets the	e eve	ent	(for	debı	ıggi	ng).	
	W1S											

7.6.1.4 EVENTS_BOOST_SET

Address offset: 0x3

BOOST events Event Set

O C B A									
0 0 0									
nt (for									
or									
nt (for									
ent (for									
VOUT rose above VOUTWRN threshold. Writing 1 sets the event (for									
nt (for									
or									
t (for									
debugging).									

7.6.1.5 EVENTS_LDOSW_SET

Address offset: 0x4

LDOSW events Event Set





7.6.1.6 EVENTS_SYSTEM_CLR

Address offset: 0x5

System events Event Clear


Bit nu	mber			7 6 5 4 3 2	1 0							
ID				HGFEDC	В А							
Reset	0x00			0 0 0 0 0 0	0 0							
ID												
Α	RW	DIETWARN		Die temperature warning. Writing 1 clears the event (e.g. to acknowled	ge an							
	W1C			interrupt).								
В	RW	SHPHLDFALL		SHPHLD falling edge. Writing 1 clears the event (e.g. to acknowledge and	1							
	W1C			interrupt).								
С	RW	SHPHLDRISE		SHPHLD rising edge. Writing 1 clears the event (e.g. to acknowledge an $$								
	W1C			interrupt).								
D	RW	PGRESETFALL		PG/RESET falling edge. Writing 1 clears the event (e.g. to acknowledge	an							
	W1C			interrupt).								
E	RW	PGRESETRISE		PG/RESET rising edge. Writing 1 clears the event (e.g. to acknowledge an								
	W1C			interrupt).								
F	RW	TIMER		General purpose timer expired. Writing 1 clears the event (e.g. to								
	W1C			acknowledge an interrupt).								
G	RW	TIMERPREWRN		Pre warning event before timer expires (General purpose, Boot monito	r,							
	W1C			Wake up, WD reset, WD power cycle). Writing 1 clears the event (e.g. to	0							
				acknowledge an interrupt).								
Н	RW	TIMERFREE		Timer free event (The event occurs when the timer reaches its set dura	tion							
	W1C			in general purpose timer mode, or if the timer is manually stopped								
				via TIMER.TASK_STOP task register). Writing 1 clears the event (e.g. to $$								
				acknowledge an interrupt).								

7.6.1.7 EVENTS_ADC_CLR

Address offset: 0x6

ADC events Event Clear





7.6.1.8 EVENTS_GPIO_CLR

Address offset: 0x7

GPIO events Event Clear



7.6.1.9 EVENTS_BOOST_CLR

Address offset: 0x8

BOOST events Event Clear



Bit nu	ımber		7 6 5 4 3 2 1 0									
ID			H G F E D C B A									
Reset	: 0x00		0 0 0 0 0 0 0									
ID			Description									
Α	RW VBATWRNF		VBAT dropped below VBATMINH threshold. Writing 1 clears the event (e.g.									
	W1C		to acknowledge an interrupt).									
В	RW VBATWRNR		VBAT rose above VBATMINH threshold. Writing 1 clears the event (e.g. to									
	W1C		acknowledge an interrupt).									
С	RW VOUTMIN		VOUT dropped below VOUTMIN threshold. Writing 1 clears the event (e.g.									
	W1C		to acknowledge an interrupt).									
D	RW VOUTWRNF		VOUT dropped below VOUTWRN threshold. Writing 1 clears the event (e.g.									
	W1C		to acknowledge an interrupt).									
E	RW VOUTWRNR		VOUT rose above VOUTWRN threshold. Writing 1 clears the event (e.g. to									
	W1C		acknowledge an interrupt).									
F	RW VOUTDPSF		VOUT dropped below VOUTDPS threshold. Writing 1 clears the event (e.g. to									
	W1C		acknowledge an interrupt).									
G	RW VOUTDPSR		VOUT rose above VOUTDPS threshold. Writing 1 clears the event (e.g. to									
	W1C		acknowledge an interrupt).									
Н	RW VOUTOK		VOUT reached target level after being low. Writing 1 clears the event (e.g. to									
	W1C		acknowledge an interrupt).									

7.6.1.10 EVENTS_LDOSW_CLR

Address offset: 0x9

LDOSW events Event Clear



7.6.1.11 INTEN_SYSTEM_SET

Address offset: 0xA

System events Interrupt Enable Set




Bit nur	Bit number ID							7	6	5	4	3	2	1	0					
ID													H	(G	i F	Ε	D	С	В	Α
Reset	0x00												0	0	0	0	0	0	0	0
ID																				
Α	RW	DIETWARN				Wr	ting 1 ena	ables int	errupt	s from	the D	IETWAF	RN eve	nt						
	W1S					-														
В	RW	SHPHLDFALL				Wr	ting 1 ena	ables int	errupt	s from	the SI	HPHLDF	ALL e	/ent	t					
	W1S																			
С	RW	SHPHLDRISE				Wr	ting 1 ena	ables int	errupt	s from	the SI	HPHLDF	RISE ev	ent						
	W1S																			
D	RW	PGRESETFALL				Writing 1 enables interrupts from the PGRESETFALL event														
	W1S																			
E	RW	PGRESETRISE				Writing 1 enables interrupts from the PGRESETRISE event														
	W1S																			
F	RW	TIMER				Wr	ting 1 ena	ables int	errupt	s from	the T	MER ev	ent							
	W1S																			
G	RW	TIMERPREWRN				Wr	ting 1 ena	ables int	errupt	s from	the T	MERPR	EWR	l ev	ent					
	W1S																			
Н	RW	TIMERFREE				Wr	ting 1 ena	ables int	errupt	s from	the T	MERFR	EE ev	ent						
W1S																				

7.6.1.12 INTEN_ADC_SET

Address offset: 0xB

ADC events Interrupt Enable Set



7.6.1.13 INTEN_GPIO_SET

Address offset: 0xC

GPIO events Interrupt Enable Set




Rit nu	ımber				7	6	5 4	1 2	2	1	0
	illibei					0					
ID							F	E D	С	В	Α
Reset	0x00				0	0	0 (0 0	0	0	0
ID											
Α	RW	GPIO0FALL		Writing 1 enables interrupts from the GPIO0FALL e	vent	t					
	W1S										
В	RW	GPIOORISE		Writing 1 enables interrupts from the GPIOORISE ex	/ent						
	W1S										
С	RW	GPIO1FALL		Writing 1 enables interrupts from the GPIO1FALL e	vent	t					
	W1S										
D	RW	GPIO1RISE		Writing 1 enables interrupts from the GPIO1RISE ex	/ent						
	W1S										
E	RW	GPIO2FALL		Writing 1 enables interrupts from the GPIO2FALL e	vent	t					
	W1S										
F	RW	GPIO2RISE		Writing 1 enables interrupts from the GPIO2RISE ex	/ent						
	W1S										

7.6.1.14 INTEN_BOOST_SET

Address offset: 0xD

BOOST events Interrupt Enable Set



7.6.1.15 INTEN_LDOSW_SET

Address offset: 0xE

LDOSW events Interrupt Enable Set






7.6.1.16 INTEN_SYSTEM_CLR

Address offset: 0xF

System events Interrupt Enable Clear



7.6.1.17 INTEN_ADC_CLR

Address offset: 0x10

ADC events Interrupt Enable Clear





7.6.1.18 INTEN_GPIO_CLR

Address offset: 0x11

GPIO events Interrupt Enable Clear



7.6.1.19 INTEN_BOOST_CLR

Address offset: 0x12

BOOST events Interrupt Enable Clear



7.6.1.20 INTEN_LDOSW_CLR

Address offset: 0x13

LDOSW events Interrupt Enable Clear






7.6.1.21 REQUESTSET

Address offset: 0x14


Set function on (Read current status)



7.6.1.22 REQUESTCLR

Address offset: 0x15

Clear function on (Read current status)



7.6.1.23 STATUS

Address offset: 0x16

Status register



Bit n	umber					7	6	5	4	3	2	1 0
ID											С	в А
Rese	t 0x00					0	0	0	0	0	0	0 0
ID												
Α	R	SHPHLD			Status of SHPHLD pin							
			Low	0	Pin low							
			High	1	Pin high							
В	R	PGRESET			Status of PG/RESET pin							
			Low	0	Pin low							
			High	1	Pin high							
С	R	DIETEMP			Status of thermal warning							
			Low	0	Die temperature below warning level							
			Active	1	Die temperature above warning level							



8 Application

The following application example uses nPM2100 and an nRF5x Bluetooth Low Energy System on Chip (SoC). For other configurations, see Reference circuitry on page 83.




Figure 7: Application example



9 Hardware and layout

9.1 Pin assignments

The pin assignment figures and tables describe the pinouts for the product variants of the chip.

9.1.1 WLCSP ball assignments

The ball assignment figure and table describe the assignments for this variant of the chip.




Figure 8: WLCSP ball assignments (top view)

Ball	Name	Function	Description			
A1	LSOUT/VOUTLDO	Power	LDOSW output, can be left floating if not used			
A2	VOUT	Power	BOOST output for the load			
А3	VINT	Power	BOOST output, decoupling for the internal supply. No external load is allowed.			
A4	PVSS	Power	Power ground			
B1	AVSS1	Power	Ground			
B2	AVSS2	Power	Ground			
В3	VSET	Analog input	BOOST output voltage selection, internal pull-up to VINT (leave pin not connected or connect ground)			
B4	SW	Power	Coil for BOOST			
C1 PG/RESET		Digital I/O, OD	Power good/reset output, reset button input (open drain, internal pull-up to VINT). Can be left floating if not used.			

Ball	Name	Function	Description
C2	SYSGDEN	Digital input	Leave pin not connected (Boot Monitor enabled) or connect to ground (Boot Monitor disabled) externally.
С3	GPIO0	Digital I/O	GPIO, can be left floating if not used
C4	VBAT	Power	Input supply, battery voltage
D1	GPIO1	Digital I/O	GPIO, can be left floating if not used
D2	SCL	Digital input	TWI clock, external pull-up connected to VOUT
D3	SDA	Digital I/O	TWI data, external pull-up connected to VOUT
D4	SHPHLD	Analog input	Wakeup from Ship mode. (Also Reset button input, so called single-button case). Can be left floating if not used.

Table 21: Ball assignments

9.1.2 QFN pin assignments

The pin assignment figure and table describe the assignments for this variant of the chip.




Figure 9: QFN pin assignments (top view)



Pin	Name	Function	Description
1	VSET	Analog input	BOOST output voltage selection, internal pull-up to VINT (leave pin not connected or connect ground)
2	SW	Power	Coil for BOOST
3	VBAT	Power	Input supply, battery voltage
4	SHPHLD	Analog input	Wakeup from Ship mode. (Also Reset button input, so called single-button case). Can be left floating if not used.
5	GPIO0	Digital I/O	GPIO, can be left floating if not used
6	SDA	Digital I/O	TWI data, external pull-up connected to VOUT
7	SCL	Digital input	TWI clock, external pull-up connected to VOUT
8	SYSGDEN	Digital IN	Leave pin not connected (Boot Monitor enabled) or connect to ground (Boot Monitor disabled) externally.
9	GPIO1	Digital I/O	GPIO, can be left floating if not used
10	PG/RESET	Digital I/O, OD	Power good/reset output, reset button input (open drain, internal pull-up to VINT). Can be left floating if not used.
11	AVSS2	Power	Ground
12	LSOUT/ VOUTLDO	Power	LDOSW output, can be left floating if not used
13	VOUT	Power	BOOST output for the load
14	VINT	Power	BOOST output, decoupling for the internal supply. No external load is allowed.
15	VINT	Power	BOOST output, decoupling for the internal supply. No external load is allowed.
16	PVSS	Power	Power ground
Exposed pad	AVSS1	Power	Ground

Table 22: QFN pin assignment

9.2 Mechanical specifications

The mechanical specifications for the package shows the dimensions.

9.2.1 WLCSP package






Figure 10: WLCSP 1.9x1.9 mm package

	Α	A1	A2	А3	D	E	D2, E2	е	b	n
Min.	0.406	0.14	0.244	0.022					0.19	
Тур.	0.464		0.269	0.025	1.9175	1.8975	1.32	0.44		16
Max.	0.522	0.2	0.294	0.028					0.25	

Table 23: WLCSP dimensions in millimeters

9.2.2 QFN package






Figure 11: QFN16 4.0x4.0 mm package

	Α	A1	A2	А3	D, E	D2, E2	L	е	b
Min.	0.8	0				2.55	0.35		0.25
Тур.	0.85	0.035	0.65	0.203	4.0	2.65	0.4	0.65	0.3
Max.	0.9	0.05	0.67			2.75	0.45		0.35

Table 24: QFN dimensions in millimeters

9.3 Reference circuitry

Documentation for the different package reference circuits, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from www.nordicsemi.com.

The following reference circuits for nPM2100 show the schematics and components to support different configurations in a design.



	Configuration 1	Configuration 2
Description	Simple configuration	Full configuration
Battery type	Single alkaline AA/AAA	Lithium CR2032
LDOSW	Load switch	LDO
VSET	Ground	N.C.
VOUT	1.8 V	3.0 V
CVINT	10 μF	10 to 22 μF

Table 25: Reference circuit configuration

9.3.1 Configuration 1

The reference schematic for a simple configuration is shown here. In this configuration VOUT is set to 1.8 V.




Figure 12: WLCSP schematic for simple configuration




Figure 13: QFN schematic for simple configuration

Designator	Value	Description	Footprint
C1, C5	10 μF	Capacitor, X5R, 6 V, ±20%	0402
C2, C4	1 nF	Capacitor, X7R, 50 V, ±10 pF	0201
С3	2.2 μF	Capacitor, X5R, 6 V, ±20%	0402
L1	2.2 μΗ	Inductor, Isat > 0.55 A, DCR < $300 \text{ m}\Omega$, $\pm 20\%$	0603
U1	nPM2100	nPM2100	WLCSP16 or QFN16

Table 26: Bill of material

9.3.2 Configuration 2

The reference schematic for a full configuration is shown here. In this configuration VOUT is set to 3.0 V.




Figure 14: WLCSP schematic for full configuration






Figure 15: QFN schematic for full configuration

Designator	Value	Description	Footprint
C1	10 μF	Capacitor, X5R, 6 V, ±20%	0402
C2, C5	1 nF	Capacitor, X7R, 50 V, ±10 pF	0201
C3, C4	2.2 μF	Capacitor, X5R, 6 V, ±20%	0402
C6	22 μF	Capacitor, X5R, 6 V, ±20%	0402
L1	2.2 μΗ	Inductor, Isat > 0.55 A, DCR < 150 m Ω , ±20%	0806
U1	nPM2100	nPM2100	WLCSP16 or QFN16

Table 27: Bill of material

9.3.3 PCB guidelines

A well designed PCB is necessary to achieve good performance. A poor layout can lead to loss in performance or functionality.

To ensure functionality, it is essential to follow the schematics and layout references closely.

A PCB with a minimum of two layers, including a ground plane, is recommended for optimal performance.

The DC supply voltage should be decoupled with high performance capacitors as close as possible to the supply pins. See the schematics in Reference circuits for recommended decoupling capacitor values.

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the device.

9.3.4 PCB layout example

The PCB layouts shown here are reference layouts for configuration 2.



WLCSP PCB layout




Figure 16: PCB layout, top layer




Figure 17: PCB layout, layer 2




Figure 18: PCB layout, layer 3




Figure 19: PCB layout, bottom layer






Figure 20: Component placement

QFN PCB layout




Figure 21: PCB layout, top layer




Figure 22: PCB layout, bottom layer




Figure 23: Component placement



10 Ordering information

This chapter contains information on IC marking, ordering codes, and container sizes.

10.1 IC marking

The nPM2100 PMIC package is marked as shown in the following figure.

N	Р	М	2	1	0	0
<p< td=""><td>P></td><td><v< td=""><td>V></td><td><h></h></td><td><p></p></td><td></td></v<></td></p<>	P>	<v< td=""><td>V></td><td><h></h></td><td><p></p></td><td></td></v<>	V>	<h></h>	<p></p>	
<y< td=""><td>Υ></td><td><w< td=""><td>W></td><td><l< td=""><td>L></td><td></td></l<></td></w<></td></y<>	Υ>	<w< td=""><td>W></td><td><l< td=""><td>L></td><td></td></l<></td></w<>	W>	<l< td=""><td>L></td><td></td></l<>	L>	

Figure 24: IC marking

10.2 Box labels

The following figures define the box labels used for the nPM2100 device.



Figure 25: Inner box label






Figure 26: Outer box label

10.3 Order code

The following tables define the nPM2100 order codes and definitions.

n	Р	М	2	1	0	0	-	<p< th=""><th>P></th><th><v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th></c<></th></v<></th></p<>	P>	<v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th></c<></th></v<>	V>	-	<c< th=""><th>C></th></c<>	C>

Figure 27: Order code



Abbreviation	Definition and implemented codes
N21/nPM21	nPM21 series product
00	Part code
<pp></pp>	Package variant code
<vv></vv>	Function variant code
<h><p><f></f></p></h>	Build code H - Hardware version code
	P - Production configuration code (production site, etc.)
	F - Firmware version code (only visible on shipping container label)
<yy><ww><ll></ll></ww></yy>	Tracking code YY - Year code WW - Assembly week number LL - Wafer lot code
<cc></cc>	Container code
eX	2 nd Level Interconnect Symbol where value of X is based on J-STD-609

Table 28: Abbreviations

10.4 Code ranges and values

The following tables define the nPM2100 code ranges and values.

<pp></pp>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
CA	WLCSP	1.9x1.9	16	0.44
QE	QFN	4.0x4.0	16	0.65

Table 29: Package variant codes

<vv></vv>	Flash (kB)	RAM (kB)
AA	n/a	n/a

Table 30: Function variant codes

<h>></h>	Description
[A Z]	Hardware version/revision identifier (incremental)

Table 31: Hardware version codes



<p></p>	Description
[09]	Production device identifier (incremental)
[A Z]	Engineering device identifier (incremental)

Table 32: Production configuration codes

<f></f>	Description
[A N, P Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 33: Production version codes

<yy></yy>	Description
[16 99]	Production year: 2016 to 2099

Table 34: Year codes

<ww></ww>	Description
[152]	Week of production

Table 35: Week codes

<ll></ll>	Description
[AA ZZ]	Wafer production lot identifier

Table 36: Lot codes

<cc></cc>	Description
R7	7" Reel
R	13" Reel

Table 37: Container codes

10.5 Product options

The following tables define the nPM2100 product options.



Order code	MOQ ¹	Comment
nPM2100-CAAA-R7	1500	WLCSP
nPM2100-CAAA-R	7000	WLCSP
nPM2100-QEAA-R7	1500	QFN
nPM2100-QEAA-R	4000	QFN

Table 38: nPM2100 order codes

Order code	Description
nPM2100-EK	Evaluation kit

Table 39: Development tools order code



¹ Minimum Ordering Quantity

11 Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Datasheet prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

Customer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that anticipate dangerous consequences of failures, monitor failures and their consequences, and lessen the likelihood of failures that might cause harm, and to take appropriate remedial actions.

Nordic Semiconductor ASA assumes no liability for applications assistance or the design of customers' products. Customers are solely responsible for the design, validation, and testing of its applications as well as for compliance with all legal, regulatory, and safety-related requirements concerning its applications.

Nordic Semiconductor ASA's products are not designed for use in life-critical medical equipment, support appliances, devices, or systems where malfunction of Nordic Semiconductor ASA's products can reasonably be expected to result in personal injury. Customer may not use any Nordic Semiconductor ASA's products in life-critical medical equipment unless adequate design and operating safeguards by customer's authorized officers have been made. Customer agrees that prior to using or distributing any life-critical medical equipment that include Nordic Semiconductor ASA's products, customer will thoroughly test such systems and the functionality of such products as used in such systems.

Customer will fully indemnify Nordic Semiconductor ASA and its representatives against any damages, costs, losses, and/or liabilities arising out of customer's non-compliance with this section.

RoHS and REACH statement

Refer to www.nordicsemi.com for complete hazardous substance reports, material composition reports, and latest version of Nordic's RoHS and REACH statements.

Trademarks

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

Copyright notice

© 2025 Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.







95