<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>nrf5340 SPIM GPIO drive strength</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/105788/nrf5340-spim-gpio-drive-strength</link><description>Hi there, 
 We are currently implementing SPIM on the nrf5340. From the NRF5340 Product Specification, in the electrical specifications section of the SPIM peripheral, it is stated that for higher bit rates, a higher drive configuration should be used</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Mon, 20 Nov 2023 14:00:20 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/105788/nrf5340-spim-gpio-drive-strength" /><item><title>RE: nrf5340 SPIM GPIO drive strength</title><link>https://devzone.nordicsemi.com/thread/456442?ContentTypeID=1</link><pubDate>Mon, 20 Nov 2023 14:00:20 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:c008ec2b-cc46-427e-bca3-e4ac651c60c4</guid><dc:creator>Naeem Maroof</dc:creator><description>&lt;p&gt;Hello&lt;/p&gt;
&lt;p&gt;High bitrate here means higher than 8Mbps, and that is SPIM4 instance in nRF5340 that supports beyond 8Mbps and up-to 32Mbps.&lt;/p&gt;
&lt;p&gt;&lt;img style="max-height:240px;max-width:320px;" src="https://devzone.nordicsemi.com/resized-image/__size/640x480/__key/communityserver-discussions-components-files/4/2538.pastedimage1700485999511v1.png" alt=" " /&gt;&lt;/p&gt;
&lt;p&gt;(from table 146 of the product specification)&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;Drive strength signifies how fast and how much current could be supplied or sinked using the specified pin.&lt;/p&gt;
&lt;p&gt;So, it is equivalent to turning on multiple transistors in parallel from VDD to the node, or from the node to the ground.&lt;/p&gt;
&lt;p&gt;Turning multiple transistors ON (in parallel) improves the drive strength (meaning: can provide more current) and would reduce the resistance, and therefore steeper rise and fall times.&lt;/p&gt;
&lt;p&gt;snippets from&amp;nbsp;GPIO electrical specification (of nrf5340 product spec):&lt;/p&gt;
&lt;p&gt;&lt;img style="max-height:240px;max-width:320px;" src="https://devzone.nordicsemi.com/resized-image/__size/640x480/__key/communityserver-discussions-components-files/4/2133.pastedimage1700486457048v2.png" alt=" " /&gt;&lt;/p&gt;
&lt;p&gt;&lt;img style="max-height:240px;max-width:320px;" src="https://devzone.nordicsemi.com/resized-image/__size/640x480/__key/communityserver-discussions-components-files/4/8080.pastedimage1700486524574v4.png" alt=" " /&gt;&lt;/p&gt;
&lt;p&gt;/BR, Naeem&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>