<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>HW -reset/swdio pin nrf51422 challenges</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/13359/hw--reset-swdio-pin-nrf51422-challenges</link><description>Hi, 
 We have an application where we have very very slow vcc risetime and therefore we have an external watchdog reset circuit connected to the -reset/swdio pin in order to successfully reset the cpu. 
 We see that if we program the device using fx</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Wed, 27 Apr 2016 08:50:18 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/13359/hw--reset-swdio-pin-nrf51422-challenges" /><item><title>RE: HW -reset/swdio pin nrf51422 challenges</title><link>https://devzone.nordicsemi.com/thread/50938?ContentTypeID=1</link><pubDate>Wed, 27 Apr 2016 08:50:18 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:e2e5ecb3-da5b-4010-bbbd-9dcc23561993</guid><dc:creator>Kenneth</dc:creator><description>&lt;p&gt;In such case you will need to ensure that the rise time is within our specification yes. Maybe you can consider an voltage detector (e.g. Torex XC61F-Series) to control a transistor that can turn ON the power to the nRF51 when the supply voltage has stabilized.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: HW -reset/swdio pin nrf51422 challenges</title><link>https://devzone.nordicsemi.com/thread/50937?ContentTypeID=1</link><pubDate>Tue, 26 Apr 2016 12:03:59 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:1ad047a1-05f0-4bbb-9aa9-0aab73e16397</guid><dc:creator>Flemming Jensen</dc:creator><description>&lt;p&gt;Yes we are slower because we get power from a generator that might be running quite slow.&lt;/p&gt;
&lt;p&gt;So i guess we need a different power on circuitry&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: HW -reset/swdio pin nrf51422 challenges</title><link>https://devzone.nordicsemi.com/thread/50936?ContentTypeID=1</link><pubDate>Tue, 26 Apr 2016 11:59:17 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:8e037c2d-2141-42a5-bd9d-75d7f062860f</guid><dc:creator>Kenneth</dc:creator><description>&lt;p&gt;The POR require a rise time of less than 100ms from 0V to VDD to ensure it will start. I assume you are slower than that here?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: HW -reset/swdio pin nrf51422 challenges</title><link>https://devzone.nordicsemi.com/thread/50935?ContentTypeID=1</link><pubDate>Tue, 26 Apr 2016 11:04:33 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:3f5c81c1-6a89-4a30-8fc9-df14f6e7baaa</guid><dc:creator>Flemming Jensen</dc:creator><description>&lt;p&gt;So we need to redesign our hardware then :(&lt;/p&gt;
&lt;p&gt;What we see is that the CPU occasionally doesn&amp;#39;t start and does not react on external reset from our watchdog circuit.&lt;/p&gt;
&lt;p&gt;If we have slow risetime of VCC we might end up with a CPU not starting and the CPU might be in debug_mode thus not reacting on our external reset signal...&lt;/p&gt;
&lt;p&gt;So we can only think of redesigning our pcb to have a POWER_GOOD signal and then switch the CPU on.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: HW -reset/swdio pin nrf51422 challenges</title><link>https://devzone.nordicsemi.com/thread/50934?ContentTypeID=1</link><pubDate>Thu, 21 Apr 2016 10:57:09 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:2e4be733-d0c2-4b1d-a585-32818d137252</guid><dc:creator>Kenneth</dc:creator><description>&lt;p&gt;Hi, calling nrfjprog with &amp;#39;-r&amp;#39; means a system reset, where the device is still in debug mode. Calling with &amp;#39;-p&amp;#39; means a pin reset, where the device will exit debug mode. Typically while in debug mode the pin reset is disabled, to handle this the application can write to the RESET register in the POWER peripheral to enable pin reset in debug mode.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>