<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>SWD protection on nRF51822</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/14027/swd-protection-on-nrf51822</link><description>Hi all,
is there any method to disable SWD in a way that every operation through SWD is blocked?
Do the MPU also blocks for reprogram the binary through SWD (maybe disabling debug mode forever)? 
 Thanks,
Davide</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Fri, 27 May 2016 12:47:30 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/14027/swd-protection-on-nrf51822" /><item><title>RE: SWD protection on nRF51822</title><link>https://devzone.nordicsemi.com/thread/53630?ContentTypeID=1</link><pubDate>Fri, 27 May 2016 12:47:30 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:a2f9ea5b-fdb0-4f06-98f0-dcd1dcaa086c</guid><dc:creator>Davide</dc:creator><description>&lt;p&gt;Thanks.
Davide.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SWD protection on nRF51822</title><link>https://devzone.nordicsemi.com/thread/53629?ContentTypeID=1</link><pubDate>Fri, 27 May 2016 12:37:39 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:c3f98c3a-2282-4d04-833f-e687f9e52f83</guid><dc:creator>run_ar</dc:creator><description>&lt;p&gt;Yes, it is possible to erase everything to program the chip with your own firmware.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SWD protection on nRF51822</title><link>https://devzone.nordicsemi.com/thread/53628?ContentTypeID=1</link><pubDate>Tue, 24 May 2016 13:42:48 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:d4c20dfa-9679-4883-93bc-5d9b308e7387</guid><dc:creator>Davide</dc:creator><description>&lt;p&gt;Thanks. And (at least on nRF51), since NVMC is enabled, is it possible to issue an ERASEALL and erase all the flash? Making it possible to reprogram all the chip with own firmware?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SWD protection on nRF51822</title><link>https://devzone.nordicsemi.com/thread/53627?ContentTypeID=1</link><pubDate>Tue, 24 May 2016 12:49:08 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:9e703ffa-2669-464e-879f-7667859c8020</guid><dc:creator>run_ar</dc:creator><description>&lt;p&gt;Please refer to the nRF51 product specification Chapter 9.1 to see how the MPU works:&lt;br /&gt;
Protect all (PALL) is configured by writing &amp;#39;0&amp;#39; to UICR.RBPCONF.PALL. When protect all is enabled, the debugger (SWD) will no longer have access to code region 0, code region 1, RAM or any peripherals except for the following:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;The NVMC peripheral.&lt;/li&gt;
&lt;li&gt;The RESET register in the POWER peripheral.&lt;/li&gt;
&lt;li&gt;The DISABLEINDEBUG register in the MPU peripheral.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Note that the behavior is changed in the nRF52 where the access port is either disabled (0xFF) or enabled (0x00):
Access port protection can only be disabled by issuing an ERASEALL command via CTRL-AP. This command will erase the Flash, UICR, and RAM.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SWD protection on nRF51822</title><link>https://devzone.nordicsemi.com/thread/53626?ContentTypeID=1</link><pubDate>Mon, 23 May 2016 17:08:08 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:6692e114-653a-4de8-a26b-0c4adfa57873</guid><dc:creator>SRA</dc:creator><description>&lt;p&gt;Can&amp;#39;t answer for nRF51, although of course other M0 chips have true SWD perm lockouts. I know the flaw you are referencing, and I&amp;#39;m not sure if Nordic ever addressed it. I&amp;#39;m not sure but I doubt the nRF52 being on a more advanced M4 core has the same issue, I haven&amp;#39;t looked yet.&lt;/p&gt;
&lt;p&gt;So whatever answer you get, I&amp;#39;d be interested in the same was true for the nRF52.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>