<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>nRF52 GPIO DMA</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/14256/nrf52-gpio-dma</link><description>Hello, 
 Is it possible to use easyDMA to transfer from GPIO to memory without involving the CPU? We need to read from a parallel bus for a short duration, without losing any data. Additionally, what is the maximum input data rate to the GPIO, i.e. how</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Sat, 04 Jun 2016 01:15:41 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/14256/nrf52-gpio-dma" /><item><title>RE: nRF52 GPIO DMA</title><link>https://devzone.nordicsemi.com/thread/54434?ContentTypeID=1</link><pubDate>Sat, 04 Jun 2016 01:15:41 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:a92b898d-a024-4c1b-bca5-f812dec4d3ac</guid><dc:creator>RK</dc:creator><description>&lt;p&gt;No the cortex M4 in the nRF52 does not have bit-banding, not that I can think why it would matter. The capabilities of the chip are listed in the documentation, including which of the M4 ARM optional features are and are not implemented.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: nRF52 GPIO DMA</title><link>https://devzone.nordicsemi.com/thread/54433?ContentTypeID=1</link><pubDate>Sat, 04 Jun 2016 01:09:38 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:e21626a8-51d7-4243-a398-fdd8db1df507</guid><dc:creator>af2377</dc:creator><description>&lt;p&gt;thank you for the answer.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: nRF52 GPIO DMA</title><link>https://devzone.nordicsemi.com/thread/54432?ContentTypeID=1</link><pubDate>Fri, 03 Jun 2016 16:56:20 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:effb2a03-645a-4152-a0cb-ba5459d32e5f</guid><dc:creator>SRA</dc:creator><description>&lt;p&gt;Does the Cortex M4 in the nf52 have bit banding?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: nRF52 GPIO DMA</title><link>https://devzone.nordicsemi.com/thread/54431?ContentTypeID=1</link><pubDate>Fri, 03 Jun 2016 11:03:08 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:dabd4450-be43-4bb2-9cf1-adcd4eca0aae</guid><dc:creator>MartinBL</dc:creator><description>&lt;p&gt;Hi,&lt;/p&gt;
&lt;p&gt;Unfortunately not. I can&amp;#39;t think of any hacks to achieve it without involving the CPU either. The best solution I can think of is to use some sort of parallel to serial SPI converter chip. The SPI has easyDMA, but obviously can&amp;#39;t reach the same data throughput as a parallel bus. Max bitrate for the SPI is 8 Mbps.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>