<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>P0.11 connected to GND in the nRF52 reference PCB</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/18242/p0-11-connected-to-gnd-in-the-nrf52-reference-pcb</link><description>I notice that the track which runs from P0.11 (E4) is connected to GND at pads C3 and C4. Is this intentional? If P0.11 is required for GPIO usage, is it necessary to go to a 6 layer design? P0.11 is not connected to GND in the corresponding schematic</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Thu, 08 Dec 2016 07:11:54 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/18242/p0-11-connected-to-gnd-in-the-nrf52-reference-pcb" /><item><title>RE: P0.11 connected to GND in the nRF52 reference PCB</title><link>https://devzone.nordicsemi.com/thread/70462?ContentTypeID=1</link><pubDate>Thu, 08 Dec 2016 07:11:54 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:4d812b2c-aa69-42fe-8e2f-2fef5ea8105f</guid><dc:creator>Charlie Skilbeck</dc:creator><description>&lt;p&gt;Doh! My bad, somehow I had copied one of the fanout vias onto C4 by mistake, just checked the original and it&amp;#39;s not there. Sorry for the confusion.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: P0.11 connected to GND in the nRF52 reference PCB</title><link>https://devzone.nordicsemi.com/thread/70461?ContentTypeID=1</link><pubDate>Wed, 07 Dec 2016 21:51:19 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:35d1c32d-f392-4843-b11b-9aee011ec37a</guid><dc:creator>RK</dc:creator><description>&lt;p&gt;do you have a different gerber viewer you can try?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: P0.11 connected to GND in the nRF52 reference PCB</title><link>https://devzone.nordicsemi.com/thread/70460?ContentTypeID=1</link><pubDate>Wed, 07 Dec 2016 21:50:47 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:ba35ace9-58ff-4d8e-82ff-e02803a86b79</guid><dc:creator>RK</dc:creator><description>&lt;p&gt;Don&amp;#39;t know which of the reference layouts you are looking at nor which tool you&amp;#39;re using to look at them. I just looked at all three I think are current, normal, DC/DC and NFC and, on my gerber viewer there is no such connection, the P0.11 trace meanders correctly away on layer 1 and emerges untouched. My viewer doesn&amp;#39;t show a via where you have &amp;#39;GND&amp;#39; marked on your diagram.&lt;/p&gt;
&lt;p&gt;If there was it would be an error since it&amp;#39;s not connected on the schematic.&lt;/p&gt;
&lt;p&gt;I got the reference layouts from the infocenter off &lt;a href="http://infocenter.nordicsemi.com/pdf/nRF52832-CIAA_Ref_Layout_v1.0.zip"&gt;infocenter.nordicsemi.com/.../nRF52832-CIAA_Ref_Layout_v1.0.zip&lt;/a&gt; that link.&lt;/p&gt;
&lt;p&gt;You can definitely do this on a 4-layer board, it&amp;#39;s not even that tight.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: P0.11 connected to GND in the nRF52 reference PCB</title><link>https://devzone.nordicsemi.com/thread/70459?ContentTypeID=1</link><pubDate>Wed, 07 Dec 2016 16:29:56 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:78cfcbbb-1ba4-458a-b3f7-8e66878057c5</guid><dc:creator>Charlie Skilbeck</dc:creator><description>&lt;p&gt;Or rather, C4 is the actual GND pad, C3 is marked as NC in the schematic but is, in this case connected to GND via the P0.11 trace&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>