<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>any shift register(74hc595) example code for nRF52?</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/18453/any-shift-register-74hc595-example-code-for-nrf52</link><description>Hello! 
 I&amp;#39;m trying to nRF52 soc chip to drive the matrix sensors array (16x16), because there is no enough I/O pins for my project and thinking of use the shift register (74HC595) to drive multiple pins. 
 Does anyone know how to get the shift register</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Thu, 29 Dec 2016 09:56:48 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/18453/any-shift-register-74hc595-example-code-for-nrf52" /><item><title>RE: any shift register(74hc595) example code for nRF52?</title><link>https://devzone.nordicsemi.com/thread/71207?ContentTypeID=1</link><pubDate>Thu, 29 Dec 2016 09:56:48 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:3ae94ea9-bfbe-4487-8899-498b683724d9</guid><dc:creator>bjorn-spockeli</dc:creator><description>&lt;p&gt;I have not tried that setup, but I guess it depends on how you want to shift the bits in the register. The setup above will send a byte to the SER input of the shift register and then the SS pin will latch the 8 bits. I do not think you will not get the same behaviour if you connect SCK to SRCLK &lt;strong&gt;and&lt;/strong&gt; RCLK.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: any shift register(74hc595) example code for nRF52?</title><link>https://devzone.nordicsemi.com/thread/71208?ContentTypeID=1</link><pubDate>Fri, 23 Dec 2016 18:11:32 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:42445d25-bc39-4b65-a63c-80e08ad8689c</guid><dc:creator>FormerMember</dc:creator><description>&lt;p&gt;@Bjørn If we connect the RCLK and SRCLK together, then the shift register will always be one clock
pulse ahead of the storage registe clock. If this is the case, do we still need the SS pin for the SPI on nRF52?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: any shift register(74hc595) example code for nRF52?</title><link>https://devzone.nordicsemi.com/thread/71206?ContentTypeID=1</link><pubDate>Tue, 20 Dec 2016 20:16:52 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:c64bbe05-c9cc-4e10-8c2d-7aaeb95cbf52</guid><dc:creator>FormerMember</dc:creator><description>&lt;p&gt;Hello! Bjørn, Thanks for response. Just want to know that If we use SCLK for shift register clock, what should we do for the shift register data pin? MOSI, MISO or SS? Thanks&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: any shift register(74hc595) example code for nRF52?</title><link>https://devzone.nordicsemi.com/thread/71205?ContentTypeID=1</link><pubDate>Tue, 20 Dec 2016 08:51:50 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:86a0d306-7516-46ff-945c-4048c247a85f</guid><dc:creator>bjorn-spockeli</dc:creator><description>&lt;p&gt;You want the SPI Master example, you want the nRF52 to clock data in to the shift register, not the other way around.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: any shift register(74hc595) example code for nRF52?</title><link>https://devzone.nordicsemi.com/thread/71204?ContentTypeID=1</link><pubDate>Mon, 19 Dec 2016 14:53:09 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:73d6f83a-e8ad-48b1-95ed-70d797f5b7af</guid><dc:creator>FormerMember</dc:creator><description>&lt;p&gt;I see two SPI example. SPI Mater and SPI slave? Wondering what&amp;#39;s the difference between them? Sorry to ask this question, I&amp;#39;m new to nRF52 DK.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: any shift register(74hc595) example code for nRF52?</title><link>https://devzone.nordicsemi.com/thread/71203?ContentTypeID=1</link><pubDate>Mon, 19 Dec 2016 10:27:02 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:daff821b-1a75-4125-a81d-4546b530dd95</guid><dc:creator>bjorn-spockeli</dc:creator><description>&lt;p&gt;I am afraid that we do not have any code specific to the 74HC595, but you should be able to use the nRF52s SPI peripheral to clock data in to the 74HC595. I suggest that you take a look at the SPI Master example in the SDK.&lt;/p&gt;
&lt;p&gt;In order to clock data into the 74HC595 using the SPI of the nRF52 you have to connect the following pins&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;74HC595   nRF52
 SRCLK --&amp;gt; SCK 
 SER   --&amp;gt; MOSI
 RCLK  --&amp;gt; SS
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;Best regards&lt;/p&gt;
&lt;p&gt;Bjørn&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>