<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/1932/about-spi-slave-on-51422</link><description>I use the SPI slave function on 51422. When I send a byte(0x31) to 51422 SPI slave from master, 51422 will back a byte (0xAA - DEF byte) to master. Why? 
 I send 0x31 every 1 seconds, but I always get 0xAA. Why??</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Thu, 19 Jun 2014 16:14:42 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/1932/about-spi-slave-on-51422" /><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8297?ContentTypeID=1</link><pubDate>Thu, 19 Jun 2014 16:14:42 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:1d9e3f19-2091-4652-8f2d-ec6ec4d6e3b5</guid><dc:creator>tetiana</dc:creator><description>&lt;p&gt;The problem is solved - I misconfigured my master so that slave select didn&amp;#39;t work the proper way&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8296?ContentTypeID=1</link><pubDate>Thu, 19 Jun 2014 11:31:36 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:239e418b-1e88-465b-8ad6-6dde0f29ec5d</guid><dc:creator>H&amp;#229;kon Alseth</dc:creator><description>&lt;p&gt;Are you setting the buffers after the completed transaction?
By calling &amp;quot;spi_slave_buffers_set&amp;quot; after a finished transaction, you will acquire the semaphore again and ready the SPIS for a new transaction.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8295?ContentTypeID=1</link><pubDate>Wed, 18 Jun 2014 15:42:42 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:b19aa2c3-4920-4d3d-8038-b67fd4261655</guid><dc:creator>tetiana</dc:creator><description>&lt;p&gt;P.S. I figured out that SPI1_TWI1_IRQHandler is never being called for the second time, and all the NRF_SPIS1 registers are in the same state before and after the transaction (checked it in the main slave example loop).&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8285?ContentTypeID=1</link><pubDate>Wed, 18 Jun 2014 15:27:10 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:ffd0dc7b-00d9-4c6d-9608-be7becb1a353</guid><dc:creator>tetiana</dc:creator><description>&lt;p&gt;I have the same issue with nrf51822 board: 1. Yes 2. Yes 3. Yes.
I&amp;#39;m also using STM32 discovery as a SPI master.
Are there any updates for the issue? I don&amp;#39;t have any other ideas what might be wrong :(&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8294?ContentTypeID=1</link><pubDate>Tue, 06 May 2014 03:43:55 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:ddadebc8-1f09-4e80-b369-00bb777110cd</guid><dc:creator>Juliane</dc:creator><description>&lt;p&gt;hi Elliot ,
I use STM32 MCU for SPI master side and Nordic for SPI slave side. How can I transmit data from slave to master?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8293?ContentTypeID=1</link><pubDate>Thu, 20 Mar 2014 06:58:53 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:2ded61a4-5601-40f3-a40b-689f00a218e3</guid><dc:creator>Elliot.Chao</dc:creator><description>&lt;p&gt;I resolve this issue, because I set CSN pin that have some problem.&lt;/p&gt;
&lt;p&gt;Thank you.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8292?ContentTypeID=1</link><pubDate>Wed, 19 Mar 2014 17:03:24 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:42168c96-1f88-4de1-920e-6b55287ef582</guid><dc:creator>Elliot.Chao</dc:creator><description>&lt;p&gt;I always get 0xAA from Nordic.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8291?ContentTypeID=1</link><pubDate>Wed, 19 Mar 2014 17:01:56 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:a66254bb-234b-415e-941d-d8c662b8884c</guid><dc:creator>Elliot.Chao</dc:creator><description>&lt;p&gt;I use STM32 MCU for SPI master side and Nordic for SPI slave side.
How can I mark sure that I send out the clock and data is consistent with Nordic?  How can I know which mode I want to set it?&lt;/p&gt;
&lt;p&gt;Thank you.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8290?ContentTypeID=1</link><pubDate>Wed, 19 Mar 2014 15:43:08 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:9184859f-e3f1-448e-a60b-8e482e570bd5</guid><dc:creator>H&amp;#229;kon Alseth</dc:creator><description>&lt;p&gt;Up to 2MHz is within spec and should be working.
Yes, just make sure that both SPI-Master and Slave has the same SPI mode set. It might be that the SPIM clocks out data too fast after CSN is asserted, and adding a delay can work around this.&lt;/p&gt;
&lt;p&gt;-H&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8289?ContentTypeID=1</link><pubDate>Wed, 19 Mar 2014 15:38:02 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:7569dac2-ab18-4193-b1d2-ac2f613d9a21</guid><dc:creator>Elliot.Chao</dc:creator><description>&lt;p&gt;Do you mean mode0~3 on 51422? I Set mode 0
OK,I will try to delay time.&lt;/p&gt;
&lt;p&gt;But, I use 300KHZ clock from master, is it ok?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8288?ContentTypeID=1</link><pubDate>Wed, 19 Mar 2014 15:03:15 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:565ea1b6-62d7-4286-b462-2904a1bad343</guid><dc:creator>H&amp;#229;kon Alseth</dc:creator><description>&lt;p&gt;Have you set the same SPI mode on both sides?
Could you try adding a delay of some microseconds after asserting the CSN line until you clock out data on MOSI?&lt;/p&gt;
&lt;p&gt;BR
Håkon&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8287?ContentTypeID=1</link><pubDate>Wed, 19 Mar 2014 13:37:23 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:538af64b-9507-43ca-a5d6-ac9ab565016b</guid><dc:creator>Elliot.Chao</dc:creator><description>&lt;p&gt;1.Our master clock is 300kHZ
2.Yes
3.you mean &amp;quot;Serial Peripheral Interface Slave (SPIS) specifications&amp;quot; - SPIS   timing diagram, one byte transmission, SPI Mode 0&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: About SPI slave on 51422</title><link>https://devzone.nordicsemi.com/thread/8286?ContentTypeID=1</link><pubDate>Wed, 19 Mar 2014 13:14:00 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:fde9f901-a5c8-4b0c-a4e8-f7a76b307e6a</guid><dc:creator>H&amp;#229;kon Alseth</dc:creator><description>&lt;p&gt;Hi,&lt;/p&gt;
&lt;p&gt;That indicates that an ignored transaction has occurred (DEF register is set to &amp;#39;0xaa&amp;#39; in the SDK example).&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;Have you tried reducing the frequency on the SPIMaster side?&lt;/li&gt;
&lt;li&gt;Do you always see this issue?&lt;/li&gt;
&lt;li&gt;Are you sure that your SPIM is within the timing requirements stated for the SPIS module (PS chapter 8.3)?&lt;/li&gt;
&lt;/ol&gt;
&lt;p&gt;Best regards
Håkon&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>