<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>UART peripheral of nRF52832 not disabled in System OFF mode?</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/20077/uart-peripheral-of-nrf52832-not-disabled-in-system-off-mode</link><description>Hi all 
 According to chapter 50.2 of the nRF52832 product specification V1.2, the pins used for the UART peripheral should be configured before in the GPIO peripheral to ensure correct behavior when the System OFF mode is entered. 
 Therefore I assumed</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Tue, 21 Mar 2017 13:30:11 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/20077/uart-peripheral-of-nrf52832-not-disabled-in-system-off-mode" /><item><title>RE: UART peripheral of nRF52832 not disabled in System OFF mode?</title><link>https://devzone.nordicsemi.com/thread/78166?ContentTypeID=1</link><pubDate>Tue, 21 Mar 2017 13:30:11 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:2c15a8eb-4d96-4e8d-be3e-b02eab8398cd</guid><dc:creator>Remo</dc:creator><description>&lt;p&gt;Thank you very much for the clarification.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: UART peripheral of nRF52832 not disabled in System OFF mode?</title><link>https://devzone.nordicsemi.com/thread/78165?ContentTypeID=1</link><pubDate>Tue, 21 Mar 2017 12:55:29 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:3f2b906d-1748-4b1d-be83-28072197951d</guid><dc:creator>Kenneth</dc:creator><description>&lt;p&gt;The pins will latch when entering system OFF, and direction and level depends on whatever might be controlling the pins at the time it goes to System OFF. The problem however is that when wakeup from System OFF, then all peripherals are reset, thereby the pins will fall-back to the GPIO configuration it had before going to System OFF. That is why we have a statement to make sure to configure the GPIO, to avoid that pins may switch direction or level after wakeup for a short period before init has been applied.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: UART peripheral of nRF52832 not disabled in System OFF mode?</title><link>https://devzone.nordicsemi.com/thread/78168?ContentTypeID=1</link><pubDate>Mon, 13 Mar 2017 09:51:04 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:9f5c1e3f-3e2a-42a1-853c-be8cf9f1a276</guid><dc:creator>Remo</dc:creator><description>&lt;p&gt;Thanks for your answer.&lt;/p&gt;
&lt;p&gt;In this case the PS is not confusing but rather wrong, because it states explicitly that the pin configuration applies for the OFF mode:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be
configured in the GPIO peripheral as described in Pin configuration on page 532.
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;Will this be corrected in the PS? Why was this behavior changed from the nRF51 to the nRF52? Do all peripherals that need GPIOs behave the same way?&lt;/p&gt;
&lt;p&gt;Kind regards&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: UART peripheral of nRF52832 not disabled in System OFF mode?</title><link>https://devzone.nordicsemi.com/thread/78167?ContentTypeID=1</link><pubDate>Fri, 10 Mar 2017 11:51:11 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:167085ce-da83-4584-912d-5e2df7c9fbdf</guid><dc:creator>Stian R&amp;#248;ed Hafskjold</dc:creator><description>&lt;p&gt;Hi,&lt;/p&gt;
&lt;p&gt;The statement in the PS might be a bit confusing. It means that in order to avoid unpredictable behavior when the UART peripheral is disabled, the GPIOs must be configured as in the table, RX as input and TX as output. It does not mean that the GPIO configuration falls back to the previously configured values when the UART is disabled.&lt;/p&gt;
&lt;p&gt;In order to have floating input pins in system off, you should first disable the UART peripheral and then configure the GPIOs as inputs before entering system off.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: UART peripheral of nRF52832 not disabled in System OFF mode?</title><link>https://devzone.nordicsemi.com/thread/78164?ContentTypeID=1</link><pubDate>Tue, 07 Mar 2017 11:30:49 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:d455a1a2-5c5e-4025-8b27-0a8ad9ebb25a</guid><dc:creator>Remo</dc:creator><description>&lt;p&gt;Can anyone from Nordic please reply?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>