<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>IO pin signal during reset</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/24115/io-pin-signal-during-reset</link><description>Hi. I&amp;#39;m using nRF52832. 
 During reset(HW reset), IO pins are output? or input?
If output, level high? or low? 
 I need your help.</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Tue, 08 Aug 2017 23:32:48 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/24115/io-pin-signal-during-reset" /><item><title>RE: IO pin signal during reset</title><link>https://devzone.nordicsemi.com/thread/94952?ContentTypeID=1</link><pubDate>Tue, 08 Aug 2017 23:32:48 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:d991ed8e-a4d3-491a-bb31-6d4216d19968</guid><dc:creator>roger.k</dc:creator><description>&lt;p&gt;Thanks a lot. It&amp;#39;s very helpful.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: IO pin signal during reset</title><link>https://devzone.nordicsemi.com/thread/94951?ContentTypeID=1</link><pubDate>Tue, 08 Aug 2017 13:34:56 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:3949cf26-0939-4c1d-aebe-144679640ca1</guid><dc:creator>Joakim Jakobsen</dc:creator><description>&lt;p&gt;Sorry for the misunderstanding. However, if the nRF52832 is held in reset mode, the pin configuration will be the same as in my answer above. The GPIO pins will be configured as input pins as soon as the device enters reset mode.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: IO pin signal during reset</title><link>https://devzone.nordicsemi.com/thread/94950?ContentTypeID=1</link><pubDate>Tue, 08 Aug 2017 01:06:58 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:8959e7f0-508d-4c2f-b645-c036da0ed5b4</guid><dc:creator>roger.k</dc:creator><description>&lt;p&gt;Thank you very much for your help. What I really want to know is &amp;quot;During reset&amp;quot; not &amp;quot;after reset&amp;quot;.
During HW reset pin is LOW, IO pins are output? or input? If output, level high? or low? I need your help.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: IO pin signal during reset</title><link>https://devzone.nordicsemi.com/thread/94949?ContentTypeID=1</link><pubDate>Mon, 07 Aug 2017 10:43:26 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:5cb5a894-7b3a-4b4a-b92c-4733c620c9c1</guid><dc:creator>Joakim Jakobsen</dc:creator><description>&lt;p&gt;Hi roger.k!&lt;/p&gt;
&lt;p&gt;As we can see from the &lt;a href="http://infocenter.nordicsemi.com/topic/com.nordic.infocenter.nrf52/dita/nrf52/chips/nrf52832_ps.html?cp=2_1_0"&gt;nRF52 product specification&lt;/a&gt;, the GPIO pins will be &lt;a href="http://infocenter.nordicsemi.com/pdf/nRF52832_PS_v1.3.pdf#%5B%7B%22num%22%3A960%2C%22gen%22%3A0%7D%2C%7B%22name%22%3A%22XYZ%22%7D%2C56.692%2C252.704%2Cnull%5D"&gt;set as input&lt;/a&gt; after the reset.&lt;/p&gt;
&lt;p&gt;Best regards&lt;br /&gt;
Joakim&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>