<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>QSPI pin mux on NRF52840</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/32090/qspi-pin-mux-on-nrf52840</link><description>Hi There, 
 I have been looking into how to connec my QSPI NOR Flash to the NRF52840. 
 I have notivced a discrepancy between the comment in the Table 3. of the OPS and the choice made on the EVK. Please see the details in the image below: 
 The solution</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Thu, 26 Apr 2018 08:20:49 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/32090/qspi-pin-mux-on-nrf52840" /><item><title>RE: QSPI pin mux on NRF52840</title><link>https://devzone.nordicsemi.com/thread/129889?ContentTypeID=1</link><pubDate>Thu, 26 Apr 2018 08:20:49 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:dd9754e0-2a51-404d-bcef-398289bf63ac</guid><dc:creator>Kenneth</dc:creator><description>&lt;p&gt;Other high speed gpios should also be possible to use, the reason the DK use somewhat different pins than recommended in the OPS is simply because the designer wanted&amp;nbsp;to have access to trace and pin reset when using QSPI.&lt;/p&gt;
&lt;p&gt;We recommend to follow the guidelines in the OPS in terms of choice of QSPI pins as far as possible due to internal layout.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: QSPI pin mux on NRF52840</title><link>https://devzone.nordicsemi.com/thread/128313?ContentTypeID=1</link><pubDate>Fri, 13 Apr 2018 19:48:00 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:63776ce1-6f7e-4b6d-bbec-3b83b7b6bc58</guid><dc:creator>changjo</dc:creator><description>&lt;p&gt;Hi Jorgen,&lt;/p&gt;
&lt;p&gt;When you say &amp;quot;other gpios&amp;quot;, do you mean any high speed gpios or all gpios?&lt;/p&gt;
&lt;p&gt;-Joe&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: QSPI pin mux on NRF52840</title><link>https://devzone.nordicsemi.com/thread/124404?ContentTypeID=1</link><pubDate>Wed, 14 Mar 2018 14:31:35 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:56017aa5-f88a-4c56-ad59-6f185ef0c228</guid><dc:creator>Mickael</dc:creator><description>&lt;p&gt;very clear! Thanks Jorgen.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: QSPI pin mux on NRF52840</title><link>https://devzone.nordicsemi.com/thread/124395?ContentTypeID=1</link><pubDate>Wed, 14 Mar 2018 14:05:00 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:eda5bec4-bfdd-4b4a-98f9-a3482eeff16a</guid><dc:creator>J&amp;#248;rgen Holmefjord</dc:creator><description>&lt;p&gt;Hi Mickael,&lt;/p&gt;
&lt;p&gt;The QSPI pins in the OPS are&amp;nbsp;&lt;em&gt;recommended&amp;nbsp;&lt;/em&gt;&lt;em&gt;pins&lt;/em&gt;, due to internal layout. We have not yet seen any issues with other GPIOs for QSPI, so you should be fine using the layout from the nRF52840-PDK.&lt;/p&gt;
&lt;p&gt;Best regards,&lt;br /&gt;Jørgen&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>