<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Is there any way to modify the TX buffer during an SPIS transaction ?</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/33373/is-there-any-way-to-modify-the-tx-buffer-during-an-spis-transaction</link><description>Hello ! 
 I have a big problem ! 
 I explain : am using the NORDIC nRF52840 board (as slave), to answer to a microcontroller (the master), using SPI. My nRF52840 has to simulate an accelerometer and to answer to each request of the microcontroller. So</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Fri, 13 Apr 2018 12:47:35 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/33373/is-there-any-way-to-modify-the-tx-buffer-during-an-spis-transaction" /><item><title>RE: Is there any way to modify the TX buffer during an SPIS transaction ?</title><link>https://devzone.nordicsemi.com/thread/128243?ContentTypeID=1</link><pubDate>Fri, 13 Apr 2018 12:47:35 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:f955006b-3aca-47e9-921e-82f67528606b</guid><dc:creator>Jul080295</dc:creator><description>&lt;p&gt;Thanks for your answer. I&amp;#39;ll try to find another way to do it.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: Is there any way to modify the TX buffer during an SPIS transaction ?</title><link>https://devzone.nordicsemi.com/thread/128224?ContentTypeID=1</link><pubDate>Fri, 13 Apr 2018 11:16:04 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:1878ae53-913f-4559-8c5f-b1246341c5e1</guid><dc:creator>Turbo J</dc:creator><description>&lt;p&gt;The SPIS is not suited for the task.You cannot emulate other SPI hardware&amp;#39;s behaviour with it.&lt;/p&gt;
&lt;p&gt;In fact, you would probably need an FPGA in order to meet the SPI timing -&amp;nbsp; very hard to do on a microcontroller unless SPI clock rate is unsually low.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>