<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/37196/spi-miso-data-is-not-reflecting-on-the-receive-buffer</link><description>Attached the MOSI and MISO signal CRO captures. I could see the write and read data on the SPI lines. But MISO data is not reflecting on the receive buffer. 
 Image1 
 
 
 Image2 
 
 
 The Yellow line in the above picture is MOSI and Green is MISO. 
</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Fri, 05 May 2023 09:16:26 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/37196/spi-miso-data-is-not-reflecting-on-the-receive-buffer" /><item><title>RE: SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/thread/423929?ContentTypeID=1</link><pubDate>Fri, 05 May 2023 09:16:26 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:ae526899-0dcf-4be5-a918-27aba71d5a02</guid><dc:creator>guomingyi</dc:creator><description>&lt;p&gt;Hi&lt;/p&gt;
&lt;p&gt;sorry, I make a stupid mistakes:&lt;/p&gt;
&lt;p&gt;&lt;pre class="ui-code" data-mode="text"&gt;#define MISO_PIN_MASTER NRF_DT_GPIOS_TO_PSEL_BY_IDX(DT_NODELABEL(spismiso), gpios, 0)
#define MISO_PIN_SLAVE NRF_DT_GPIOS_TO_PSEL_BY_IDX(DT_NODELABEL(spimmiso), gpios, 0)&lt;/pre&gt;&lt;/p&gt;
&lt;p&gt;now all is well.&lt;br /&gt;thanks.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/thread/144468?ContentTypeID=1</link><pubDate>Thu, 16 Aug 2018 09:20:38 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:b3f992ea-97cf-4e37-a1fb-7e63bdadbaa2</guid><dc:creator>Chinna</dc:creator><description>&lt;p&gt;Hi Jorgen,&lt;/p&gt;
&lt;p&gt;As per your input, After updating the m_rx_buf_len to add read/write command size the problem got resolved.&amp;nbsp;&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;Once again thanks for the support.&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;Thanks &amp;amp; Regards,&lt;/p&gt;
&lt;p&gt;Chinnasamy.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/thread/144359?ContentTypeID=1</link><pubDate>Wed, 15 Aug 2018 14:53:55 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:1c4ef9be-a467-4125-bcac-c989423f4b2d</guid><dc:creator>J&amp;#248;rgen Holmefjord</dc:creator><description>&lt;p&gt;Note that most SPI devices will output data&amp;nbsp;&lt;strong&gt;after&amp;nbsp;&lt;/strong&gt;you are done sending the command/address/etc. The SPI peripheral on nRF52 devices will start filling the RX buffer simultaneously with TX buffer being clocked out. If you send 4 bytes and expect 4 bytes back after TX is done, you need to set the RX buffer size to 8, and discard the first 4 bytes.&amp;nbsp;&lt;/p&gt;
&lt;p&gt;Please have a look at the &lt;a href="http://infocenter.nordicsemi.com/topic/com.nordic.infocenter.nrf52832.ps.v1.1/spim.html?cp=2_1_0_30_2#concept_lhv_fx2_wr"&gt;sequence diagrams&lt;/a&gt; in the SPI peripheral documentation&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/thread/143483?ContentTypeID=1</link><pubDate>Thu, 09 Aug 2018 07:04:07 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:314bdb7d-351e-49c0-a10d-2be16c3a30a4</guid><dc:creator>Chinna</dc:creator><description>&lt;p&gt;Ho Jorgen,&lt;/p&gt;
&lt;p&gt;Added m_rx_buf_len =1 in NVMWaitToCompleteExecution() function and&amp;nbsp;m_rx_buf_len = 4 in NVMRead().&amp;nbsp;&lt;/p&gt;
&lt;p&gt;But we are reading 0xFF in m_rx_buf[] indexes. Always 0xFF in the receive buffer.&amp;nbsp;&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;Is there any compatibility related issue on the SPI API&amp;#39;s with the softdevice enabled condition?&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;Kindly suugest us.&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;Thanks &amp;amp; Regards,&lt;/p&gt;
&lt;p&gt;Chinnasamy&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/thread/143212?ContentTypeID=1</link><pubDate>Tue, 07 Aug 2018 12:02:24 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:b891bd85-d368-44a3-9c78-3c991bd0e058</guid><dc:creator>J&amp;#248;rgen Holmefjord</dc:creator><description>&lt;p&gt;What is the value of&amp;nbsp;m_rx_buf_len?&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/thread/143208?ContentTypeID=1</link><pubDate>Tue, 07 Aug 2018 11:53:29 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:2c15b36e-edaa-4ac4-8158-c3dc1221a203</guid><dc:creator>Chinna</dc:creator><description>&lt;div class="content-fragment-page forums-thread evolution-reflow-container" id="ctl02_ctl02_page"&gt;
&lt;div class="layout"&gt;
&lt;div class="layout-content content-left-sidebar-right" id="ctl02_ctl02_layout"&gt;
&lt;div class="layout-region content" id="ctl02_ctl02_content"&gt;
&lt;div class="layout-region-inner content"&gt;
&lt;div class="content-fragment threaded-thread no-wrapper with-spacing responsive-1" id="fragment-226"&gt;
&lt;div class="content-fragment-content"&gt;
&lt;div class="threaded-wrapper-outer"&gt;
&lt;div class="threaded-wrapper " style="display:block;" id="fragment-226_preRenderedWrapperId"&gt;
&lt;ul class="content-list threaded"&gt;
&lt;li class="threaded content-item "&gt;
&lt;div class="rendered-content "&gt;
&lt;div&gt;
&lt;div class="content full threaded-reply-content user-defined-markup"&gt;
&lt;div class="content"&gt;
&lt;p&gt;Hi Jorgen,&lt;/p&gt;
&lt;p&gt;I am using SDK 12.3.0, Softdevice 132.&lt;/p&gt;
&lt;p&gt;I am refering following link for SPI initialization:&lt;/p&gt;
&lt;p&gt;&lt;a href="http://infocenter.nordicsemi.com/index.jsp?topic=%2Fcom.nordic.infocenter.sdk52.v0.9.1%2Fhardware_driver_spi_master.html&amp;amp;cp=4_0_0_2_7"&gt;http://infocenter.nordicsemi.com/index.jsp?topic=%2Fcom.nordic.infocenter.sdk52.v0.9.1%2Fhardware_driver_spi_master.html&amp;amp;cp=4_0_0_2_7&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;I am interfacing M95M02 EEPROM.&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;Here is the code snippet for your review.&lt;/p&gt;
&lt;p&gt;SPI Initialization code.&lt;/p&gt;
&lt;p&gt;void eepromInit()&lt;br /&gt;{&lt;br /&gt;&amp;nbsp;&amp;nbsp; ret_code_t err_code =0;&lt;br /&gt;&amp;nbsp;&amp;nbsp; nrf_drv_spi_config_t spi_config = NRF_DRV_SPI_DEFAULT_CONFIG; &lt;br /&gt;&amp;nbsp;&amp;nbsp; spi_config.ss_pin = SPI_SS_PIN;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; spi_config.miso_pin = SPI_MISO_PIN;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; spi_config.mosi_pin = SPI_MOSI_PIN;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; spi_config.sck_pin&amp;nbsp; = SPI_SCK_PIN;&lt;br /&gt;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp; err_code = nrf_drv_spi_init(&amp;amp;spi, &amp;amp;spi_config,spi_master_event_handler);&lt;br /&gt;&amp;nbsp;&amp;nbsp;if (err_code != NRF_SUCCESS)&lt;br /&gt;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;// Initialization failed. Take recovery action.&lt;br /&gt;&amp;nbsp;&amp;nbsp;}&lt;br /&gt;&amp;nbsp;&amp;nbsp;while(1)&lt;br /&gt;&amp;nbsp;&amp;nbsp;{&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; NVMWrite(0x100,&amp;quot;data&amp;quot; , 1);&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; nrf_delay_ms(10);&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;NVMRead(0x100,&amp;quot;data&amp;quot; , 1);&lt;br /&gt;&amp;nbsp;&amp;nbsp;}&lt;br /&gt;}&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;&amp;nbsp;void spi_master_event_handler(nrf_drv_spi_evt_t const * event)&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;br /&gt;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; switch (event-&amp;gt;type) &lt;br /&gt;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;case NRF_DRV_SPI_EVENT_DONE:&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;// Inform application that transfer is completed.&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_transfer_completed = true;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;break;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;default:&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;// No implementation needed.&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;break;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;br /&gt;}&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;p&gt;void NVMWriteEnable(bool flag)&lt;br /&gt;{&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;memset(m_rx_buf, 0, m_rx_buf_len);&lt;br /&gt;&amp;nbsp;&amp;nbsp;memset(m_tx_buf, 0, m_tx_buf_len);&lt;br /&gt;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[0] = (flag == 1)? 6: 4; //(flag == 1)? EEPROM_WREN: EEPROM_WRDI;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf_len = 1;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;if(nrf_drv_spi_transfer(&amp;amp;spi,(uint8_t const *)m_tx_buf,m_tx_buf_len,m_rx_buf,m_rx_buf_len) == NRF_SUCCESS)&lt;br /&gt;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_transfer_completed = false;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;while(m_transfer_completed == false);&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;}&lt;br /&gt;}&lt;/p&gt;
&lt;p&gt;&lt;/p&gt;
&lt;div&gt;void NVMWaitToCompleteExecution(void)&lt;br /&gt;{&lt;br /&gt;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;do&lt;br /&gt;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;memset(m_rx_buf, 0, m_rx_buf_len);&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;memset(m_tx_buf, 0, m_tx_buf_len);&lt;br /&gt;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_tx_buf[0] = 5;//EEPROM_RDSR;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_tx_buf[1] = 0xFF;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_tx_buf_len = 2;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;if(nrf_drv_spi_transfer(&amp;amp;spi,(uint8_t const *)m_tx_buf,m_tx_buf_len,m_rx_buf,m_rx_buf_len) == NRF_SUCCESS)&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_transfer_completed = false;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;while(m_transfer_completed == false);&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;}&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;if((m_rx_buf[0] &amp;amp; 0x01) != 0)&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;nrf_delay_ms(10);&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;}&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;}while((m_rx_buf[0] &amp;amp; 0x01) != 0);&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;br /&gt;}&lt;/div&gt;
&lt;div&gt;void NVMWritePage(uint32_t Address, uint8_t *const p_Buffer, uint32_t NrOfElementsInArray)&lt;br /&gt;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;memset(m_rx_buf, 0, m_rx_buf_len);&lt;br /&gt;&amp;nbsp;&amp;nbsp;memset(m_tx_buf, 0, m_tx_buf_len);&lt;/div&gt;
&lt;div&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[0] = 2;//EEPROM_WRITE;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[1] = 0x00;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[2] = 0x00;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[3] = 0x00;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[4] = 0x50;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[5] = 0x50;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[6] = 0x50;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[7] = 0x50;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf_len = 4 + 4;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;if(nrf_drv_spi_transfer(&amp;amp;spi,(uint8_t const *)m_tx_buf,m_tx_buf_len,m_rx_buf,m_rx_buf_len) == NRF_SUCCESS)&lt;br /&gt;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_transfer_completed = false;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;while(m_transfer_completed == false);&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;}&amp;nbsp;&amp;nbsp;&lt;br /&gt;}&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;div&gt;void NVMWrite(uint32_t Address, uint8_t *const p_Buffer, uint32_t NrOfElementsInArray)&lt;br /&gt;{&lt;br /&gt;&amp;nbsp;NVMWriteEnable(1);&lt;br /&gt;&amp;nbsp;NVMWritePage(0x00,&amp;quot;data&amp;quot;,4);&lt;br /&gt;&amp;nbsp;NVMWaitToCompleteExecution();&lt;br /&gt;}&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;div&gt;void NVMRead(uint32_t Address, uint8_t *const p_Buffer, uint32_t NrOfElementsInArray)&lt;br /&gt;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;memset(m_rx_buf, 0, m_rx_buf_len);&lt;br /&gt;&amp;nbsp;&amp;nbsp;memset(m_tx_buf, 0, m_tx_buf_len);&lt;/div&gt;
&lt;div&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[0] = 3;//EEPROM_READ;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[1] = 0x00;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[2] = 0x00;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf[3] = 0x00;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_tx_buf_len = 4+4;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;if(nrf_drv_spi_transfer(&amp;amp;spi,(uint8_t const *)m_tx_buf,m_tx_buf_len,m_rx_buf,m_rx_buf_len) == NRF_SUCCESS)&lt;br /&gt;&amp;nbsp;&amp;nbsp;{&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_transfer_completed = false;&lt;br /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;while(m_transfer_completed == false);&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;br /&gt;&amp;nbsp;&amp;nbsp;}&lt;br /&gt;&amp;nbsp;&amp;nbsp;m_transfer_completed = false;&lt;br /&gt;}&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;div&gt;&lt;/div&gt;
&lt;p&gt;Thanks &amp;amp; Regards,&lt;/p&gt;
&lt;p&gt;Chinnasamy.&lt;/p&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: SPI MISO data is not reflecting on the receive buffer</title><link>https://devzone.nordicsemi.com/thread/143204?ContentTypeID=1</link><pubDate>Tue, 07 Aug 2018 11:42:52 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:3b7c1273-9a63-4246-8411-b6c9ce13e233</guid><dc:creator>J&amp;#248;rgen Holmefjord</dc:creator><description>&lt;p&gt;Hi,&lt;/p&gt;
&lt;p&gt;Have you checked that the SPI interface is configured with the correct pin number?&lt;/p&gt;
&lt;p&gt;Which SDK version are you using? Can you post your code showing configuration, initialization, and transfers you are doing on the SPI peripheral?&lt;/p&gt;
&lt;p&gt;Best regards,&lt;br /&gt;Jørgen&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>