<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>SPI SLave MISO High until buffers set</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/4486/spi-slave-miso-high-until-buffers-set</link><description>I am working with the nRF51822 S110 and having trouble implementing SPI. In other devices&amp;#39; SPI protocols, MISO can be held high until the device is ready to transmit data. I want to bring MISO high and then set it low once the SPI_SLAVE_BUFFERS_SET_DONE</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Tue, 18 Nov 2014 13:53:48 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/4486/spi-slave-miso-high-until-buffers-set" /><item><title>RE: SPI SLave MISO High until buffers set</title><link>https://devzone.nordicsemi.com/thread/15907?ContentTypeID=1</link><pubDate>Tue, 18 Nov 2014 13:53:48 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:1d32f020-7dce-4d84-a158-87f07dccb227</guid><dc:creator>Stefan Birnir Sverrisson</dc:creator><description>&lt;p&gt;Hi&lt;/p&gt;
&lt;p&gt;Usually we would recommend to add the fifth line, which the SPI slave uses to signal the master that it is ready to send data, but I hear that no extra line is available in your case.&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;I guess you could manually write 0xFFFFFFFF to the PSELMISO register to momentarily unconfigure the MISO pin&lt;/li&gt;
&lt;li&gt;Manually set the MISO pin high when SPIS has data to send&lt;/li&gt;
&lt;li&gt;When the master sets the CSN line low to start a SPI transaction, reconfigure the MISO pin by writing the the PSELMISO&lt;/li&gt;
&lt;li&gt;Make sure the master will wait for an adequate time so the nRF51822 has time to reconfigure  the PSELMISO before SPI master will start to clock out data.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;The use of MISO line would only work if there are no other SPI slaves on the SPI bus.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>