<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>nRF52382 GPIO leakage current</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/45741/nrf52382-gpio-leakage-current</link><description>For a design consulting client, they have a startup problem and need to know the approximate leakage current when a GPIO is in &amp;quot;DISCONNECTED&amp;quot; state. 
 I know the NFC pins are different and they are in the specification.</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Fri, 05 Apr 2019 13:42:49 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/45741/nrf52382-gpio-leakage-current" /><item><title>RE: nRF52382 GPIO leakage current</title><link>https://devzone.nordicsemi.com/thread/180525?ContentTypeID=1</link><pubDate>Fri, 05 Apr 2019 13:42:49 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:fecf955c-160b-4eb3-a047-2e8bd29fed2b</guid><dc:creator>frankdunn</dc:creator><description>&lt;p&gt;Thanks.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: nRF52382 GPIO leakage current</title><link>https://devzone.nordicsemi.com/thread/180482?ContentTypeID=1</link><pubDate>Fri, 05 Apr 2019 11:50:45 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:384ff50d-10a6-4423-a8e0-8dab84d9d3c8</guid><dc:creator>Jared</dc:creator><description>&lt;p&gt;Hi,&lt;/p&gt;
&lt;p&gt;The leakage current when a GPIO is disconnected i.e configured as input with the input buffer disconnected&amp;nbsp;is somewhat close to 0 A.&amp;nbsp; No significant current would flow in that case. This is given that the absolute maximum requirements of not having a voltage that is VDD + 0.3 or VDD-0.3 connected to the GPIO pin.&lt;/p&gt;
&lt;p&gt;Best regards&lt;/p&gt;
&lt;p&gt;Jared&amp;nbsp;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>