<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Issue with nRF52840 - SPI Chip Select</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/47519/issue-with-nrf52840---spi-chip-select</link><description>We are writing SPI drivers for RF chip and blocked on the below issue. The issue we are facing is the Chip Select line is not active(active low) until the TX transaction is completed. We are using EVENT_READY (function : nrf_spi_event_check) to check</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Fri, 31 May 2019 11:31:35 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/47519/issue-with-nrf52840---spi-chip-select" /><item><title>RE: Issue with nRF52840 - SPI Chip Select</title><link>https://devzone.nordicsemi.com/thread/190267?ContentTypeID=1</link><pubDate>Fri, 31 May 2019 11:31:35 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:b80d31c4-8c61-461d-856b-e8f94d3ed876</guid><dc:creator>Aadishri GS</dc:creator><description>&lt;p&gt;Turned out it was an issue in slave board. Thanks for the response!&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: Issue with nRF52840 - SPI Chip Select</title><link>https://devzone.nordicsemi.com/thread/188173?ContentTypeID=1</link><pubDate>Tue, 21 May 2019 09:28:52 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:a016438c-eb37-43e1-a88e-31bf15c8cdd3</guid><dc:creator>haakonsh</dc:creator><description>&lt;p&gt;You need to use the END event. I believe the READY event only tells you that you can safely update the buffer pointer and buffer length registers (they are double buffered).&amp;nbsp;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>