<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Why there are some pins cant be the ss pin of SPI</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/59512/why-there-are-some-pins-cant-be-the-ss-pin-of-spi</link><description>HI 
 I&amp;#39;m using SPI connecting to mutiple max31856(two now) on nrf52DK and SDK15.3 
 so I control my ss pin to pull low by myself 
 chip select by changing spi_pin like some code below 
 
 my miso is 5, mosi is 7 , sck is 8 
 and ss1 is 6 , ss2 is 9 at</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Mon, 15 Feb 2021 09:00:14 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/59512/why-there-are-some-pins-cant-be-the-ss-pin-of-spi" /><item><title>RE: Why there are some pins cant be the ss pin of SPI</title><link>https://devzone.nordicsemi.com/thread/294324?ContentTypeID=1</link><pubDate>Mon, 15 Feb 2021 09:00:14 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:6497fffc-4599-45b0-9601-b53fbca4007b</guid><dc:creator>Simonr</dc:creator><description>&lt;p&gt;Hi&lt;/p&gt;
&lt;p&gt;The nRF51822 does not support NFC, and therefore does not have NFC pins that need configuring. Please check out the &lt;a href="https://infocenter.nordicsemi.com/topic/com.nordic.infocenter.sdk5.v12.3.0/spi_slave_example.html"&gt;SPI examples in SDK v12.3&lt;/a&gt;, which is the latest one supporting the nRF51 series devices.&amp;nbsp;&lt;/p&gt;
&lt;p&gt;This case is specific to the nRF52&amp;#39;s use of some GPIOs. If you&amp;#39;re having trouble with setting up a project. Please create a ticket of your own where you describe your issue in detail.&lt;/p&gt;
&lt;p&gt;Best regards,&lt;/p&gt;
&lt;p&gt;Simon&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: Why there are some pins cant be the ss pin of SPI</title><link>https://devzone.nordicsemi.com/thread/294291?ContentTypeID=1</link><pubDate>Sun, 14 Feb 2021 19:49:44 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:1389e640-8497-4325-9f42-fb763ee25d84</guid><dc:creator>Aditya Jethva</dc:creator><description>&lt;p&gt;Can you share me the whole code , i&amp;nbsp; tried in NRF51822 but not getting the data .&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: Why there are some pins cant be the ss pin of SPI</title><link>https://devzone.nordicsemi.com/thread/241714?ContentTypeID=1</link><pubDate>Thu, 26 Mar 2020 04:02:23 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:9367188f-8de8-4007-a141-24ba0717112b</guid><dc:creator>Nguyen Hoan Hoang</dc:creator><description>&lt;p&gt;Pin 9 is by default NFC. &amp;nbsp;To use it, you need to configure in the UICR register for that pin to act as GPIO.&lt;/p&gt;
&lt;p&gt;&lt;pre class="ui-code" data-mode="text"&gt;    /* Configure NFCT pins as GPIOs if NFCT is not to be used in your code. If CONFIG_NFCT_PINS_AS_GPIOS is not defined,
       two GPIOs (see Product Specification to see which ones) will be reserved for NFC and will not be available as
       normal GPIOs. */
    #if defined (CONFIG_NFCT_PINS_AS_GPIOS)
        if ((NRF_UICR-&amp;gt;NFCPINS &amp;amp; UICR_NFCPINS_PROTECT_Msk) == (UICR_NFCPINS_PROTECT_NFC &amp;lt;&amp;lt; UICR_NFCPINS_PROTECT_Pos)){
            NRF_NVMC-&amp;gt;CONFIG = NVMC_CONFIG_WEN_Wen &amp;lt;&amp;lt; NVMC_CONFIG_WEN_Pos;
            while (NRF_NVMC-&amp;gt;READY == NVMC_READY_READY_Busy){}
            NRF_UICR-&amp;gt;NFCPINS &amp;amp;= ~UICR_NFCPINS_PROTECT_Msk;
            while (NRF_NVMC-&amp;gt;READY == NVMC_READY_READY_Busy){}
            NRF_NVMC-&amp;gt;CONFIG = NVMC_CONFIG_WEN_Ren &amp;lt;&amp;lt; NVMC_CONFIG_WEN_Pos;
            while (NRF_NVMC-&amp;gt;READY == NVMC_READY_READY_Busy){}
            NVIC_SystemReset();
        }
    #endif
&lt;/pre&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>