<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Private Peripheral Bus documentation?</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/9202/private-peripheral-bus-documentation</link><description>I&amp;#39;m trying to track down an intermittent bug in programming our Nordic board. So, I&amp;#39;m having to laboriously reconstruct the SWD transactions and understand them. 
 A transaction that occurs is &amp;quot;D1 OK 0F B7 99 97&amp;quot;. 
 That&amp;#39;s an AP Write access to Address</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Mon, 14 Sep 2015 05:46:37 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/9202/private-peripheral-bus-documentation" /><item><title>RE: Private Peripheral Bus documentation?</title><link>https://devzone.nordicsemi.com/thread/33930?ContentTypeID=1</link><pubDate>Mon, 14 Sep 2015 05:46:37 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:879fad80-82af-488f-b2a0-62b3bb9e1624</guid><dc:creator>Andrew Lentvorski</dc:creator><description>&lt;p&gt;Thanks for the pointer.  Yet another manual to RTFM.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: Private Peripheral Bus documentation?</title><link>https://devzone.nordicsemi.com/thread/33929?ContentTypeID=1</link><pubDate>Mon, 14 Sep 2015 00:33:07 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:9de8a87d-497f-41d4-bffe-1e85acfd9931</guid><dc:creator>RK</dc:creator><description>&lt;p&gt;The documentation about that is in the ARMv6M manual, it&amp;#39;s the mandated address for the Debug Control Block, specifically the Debug Halting Control and Status Register. Writes to that are often used to halt the processor as part of the programming process.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>