<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://devzone.nordicsemi.com/cfs-file/__key/system/syndication/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>LFCLK with external clock source</title><link>https://devzone.nordicsemi.com/f/nordic-q-a/94100/lfclk-with-external-clock-source</link><description>On a custom board we are using an RTC chip to generate the 32khz clock. 
 I have verified that the hardware register is set to external, bypass, and the src is xtal. The clock appears to be running because the NRF RTC module seems to be working and generating</description><dc:language>en-US</dc:language><generator>Telligent Community 13</generator><lastBuildDate>Tue, 22 Nov 2022 11:59:29 GMT</lastBuildDate><atom:link rel="self" type="application/rss+xml" href="https://devzone.nordicsemi.com/f/nordic-q-a/94100/lfclk-with-external-clock-source" /><item><title>RE: LFCLK with external clock source</title><link>https://devzone.nordicsemi.com/thread/396884?ContentTypeID=1</link><pubDate>Tue, 22 Nov 2022 11:59:29 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:62afb566-c525-49a0-afcb-2a85e3700c98</guid><dc:creator>Kenneth</dc:creator><description>&lt;p&gt;Looking at the error code 4097 (=0x1001) from&amp;nbsp;nrf_sdh_enable_request, then likely caused by&amp;nbsp;sd_softdevice_enable() return this error code, the description from nrf_sdm.h for the error code 0x1001 (NRF_ERROR_SDM_INCORRECT_INTERRUPT_CONFIGURATION) when calling&amp;nbsp;sd_softdevice_enable() is:&lt;br /&gt;&lt;br /&gt;* @retval ::NRF_ERROR_SDM_INCORRECT_INTERRUPT_CONFIGURATION SoftDevice interrupt is already enabled, or an enabled interrupt has an illegal priority level.&lt;br /&gt;&lt;br /&gt;So, I guess a power cycle would solve this yes, though I am not entirely sure what caused it in the first place.&lt;br /&gt;&lt;br /&gt;Kenneth&lt;/p&gt;
&lt;div&gt;&lt;/div&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: LFCLK with external clock source</title><link>https://devzone.nordicsemi.com/thread/396726?ContentTypeID=1</link><pubDate>Mon, 21 Nov 2022 15:19:28 GMT</pubDate><guid isPermaLink="false">137ad170-7792-4731-bb38-c0d22fbe4515:e671edb1-f3e6-468d-853d-57ac11ab0aee</guid><dc:creator>nick_haman</dc:creator><description>&lt;p&gt;It appears to have started working after a full power cycle of the board.&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>