The NVMC documentation states the CPU is halted while the NVMC is writing or erasing flash. If the CPU is halted, then interrupts shouldn't need to be disabled during flash operations, correct? I'm asking because other micros will halt the CPU during write / erase of flash, but recommend / require that interrupts are disabled.
Do interrupts need to be disabled before performing flash erase or write?
