This post is older than 2 years and might not be relevant anymore
More Info: Consider searching for newer posts

How many CENTRAL_LINK_COUNT in ble_app_hrs_rscs_relay can do so far

Hi Man, How many CENTRAL_LINK_COUNT in ble_app_hrs_rscs_relay can do so far? I just increase the CENTRAL_LINK_COUNT form 2 to 5 then nRF52 Reset itself all the time.

Vincent

Parents
  • FormerMember
    0 FormerMember

    The S132 v.2.0.1 can handle up to eight connections simultaneously/concurrently, where maximum one of them is a peripheral link. The more connections the device should handle, the more RAM is required by the softdevice. The migration document that comes with the softdevice download explains how to find out how much RAM the softdevice will require for a given configuration (S132 v.2.0.1):

    image description

    image description

  • Hi, I read the s13x_nrf5x_2.0.0_migration_document and S132_SDS_v2.0 and I use nRf52 with ble_app_hrs_rscs_relay in nRF5_SDK_11.0.0_89a8197.

    I have few question

    1. How much RAM size is for one of CENTRAL_LINK_COUNT or one of PERIPHERAL_LINK_COUNT. finally I will use 8 CENTRAL_LINK_COUNT and 1 PERIPHERAL_LINK_COUNT. So what is precise RAM size for this. or I dont need to cal that and just follow sdk define like below

    // Enable BLE stack. //err_code = softdevice_enable(&ble_enable_params); //APP_ERROR_CHECK(err_code); err_code = sd_ble_enable(&ble_enable_params, (uint32_t*)APP_RAM_BASE_CENTRAL_LINKS_7_PERIPH_LINKS_1_SEC_COUNT_0_MID_BW); APP_ERROR_CHECK(err_code);

    2.Second is in sd132 2.0 version I can not define 8 CENTRAL_LINK_COUNT and 1 PERIPHERAL_LINK_COUNT. Is that right? Because I try this define but MCU is not running.

    3.Third is what is the ram define APP_RAM_BASE_CENTRAL_LINKS_7_PERIPH_LINKS_1_SEC_COUNT_0_MID_BW

    "SEC_COUNT_0" and "MID_BW" means.

    Thanks

Reply
  • Hi, I read the s13x_nrf5x_2.0.0_migration_document and S132_SDS_v2.0 and I use nRf52 with ble_app_hrs_rscs_relay in nRF5_SDK_11.0.0_89a8197.

    I have few question

    1. How much RAM size is for one of CENTRAL_LINK_COUNT or one of PERIPHERAL_LINK_COUNT. finally I will use 8 CENTRAL_LINK_COUNT and 1 PERIPHERAL_LINK_COUNT. So what is precise RAM size for this. or I dont need to cal that and just follow sdk define like below

    // Enable BLE stack. //err_code = softdevice_enable(&ble_enable_params); //APP_ERROR_CHECK(err_code); err_code = sd_ble_enable(&ble_enable_params, (uint32_t*)APP_RAM_BASE_CENTRAL_LINKS_7_PERIPH_LINKS_1_SEC_COUNT_0_MID_BW); APP_ERROR_CHECK(err_code);

    2.Second is in sd132 2.0 version I can not define 8 CENTRAL_LINK_COUNT and 1 PERIPHERAL_LINK_COUNT. Is that right? Because I try this define but MCU is not running.

    3.Third is what is the ram define APP_RAM_BASE_CENTRAL_LINKS_7_PERIPH_LINKS_1_SEC_COUNT_0_MID_BW

    "SEC_COUNT_0" and "MID_BW" means.

    Thanks

Children
No Data
Related