I'm running SPI master (spi_master_tx_rx) at 4MHz for multi byte burst reads. As seen in the attached screenshot there are 5.5µs delays between the bytes. The delays increase my CPU active time and therefore costing energy.
I've read about the double buffer feature of the SPI master module. And I wonder this can shorten the delays in any way?