• State Verified Answer
  • Replies 3 replies
  • Subscribers 67 subscribers
  • Views 3015 views
  • Users 0 members are here
Attachments (0)
Nordic Case Info
  • Case ID: 104317
Options
This post is older than 2 years and might not be relevant anymore
More Info: Consider searching for newer posts

SPI master READY register

Nus

I can not understand how works READY register in SPI master: after first byte transmission READY sets high, i set READY low and send second byte, but READY never sets high back. What means READY and how should i work with it?

Parents
  • 0

    Since the SPI transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register. There is no need to clear the READY, you must read RXD register to clear READY.

    I suggest you download nRF51_Series_Reference_manual (I got version 3.0) and check section:

    26.1.3 SPI master transaction sequence

    Hope this helps.

Reply
  • 0

    Since the SPI transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register. There is no need to clear the READY, you must read RXD register to clear READY.

    I suggest you download nRF51_Series_Reference_manual (I got version 3.0) and check section:

    26.1.3 SPI master transaction sequence

    Hope this helps.

Children
No Data
Related