Hi There,
The attached image shows the part of the schematic responsible for the enabling of the QM14501. I was wondering if there was a particular reason that the mosfet is controlled by an AND gate rather than using GPIO from the nRF9160 to control it? Any information would be appreciated.
Thanks in advance