Hi, what would be the status of VDD_PA when CSN is high (Power Down mode)? Will it be LOW or Floating/High Impedance?
I know VDD_PA changes to high (1.8 V) or low based on the PRIM_RX bit. But how does this change based on PWR_UP bit?
Thanks in advance..