Hi,
I am looking to design a nRF52833-CJAA (WCSP/ BGA package) board using 4-layer stack.
a) do you see any issue in doing that, vs. 6-layer stack used in nRF52833-DK design?
b) are there design files (gerbers, Altium project, etc.) available using such configuration?
Please advise. Thanks.