When we check the bandedge, we find Hump at Fc±N*16MHz. the level is about -45dBm(while FCC limit -41.2dBm).
This happens at both CW mode and moduation mode.
I notice there is 16MHz PCLK in the chipset block diagram
Is this normal or Is there any way to reduce the hump level?


