I have an nRF52840 design using the chipscale package. I have very little I/O so it can all be placed on the outer ring to avoid the blind vias needed for the inner ring. But, the SWDCLK and SWDIO signals are on the inner ring. Can I route those out through unused H1 and J1 balls on the outer ring to avoid using microvias?
