Flash High Performance Mode

I'm trying to use the new Zephyr high-performance support for the 5340 DK flash chip but so far, no luck.

Here is the relevant section of my overlay:

&qspi {
    mx25r64: mx25r6435f@0 {
        mxicy,mx25r-power-mode = "high-performance";
    };
};
I don't know if this is right, but the resulting write performance of the chip is unchanged from what I can tell.
Parents
  • Hi,

    The binding is currently only available for the Zephyr spi_nor driver (relevant commit), not qspi_nor, and I am not sure you will be able to get better IO performance if you had to switch from QSPI to SPI.

    To get the most out of the performance mode, it seems like you would have to set the QSPI clock frequency to 32 MHz (closest you can get to 33 MHz with the clock divider) when writing the WRSR register. From the datasheet:

      

    Then when the flash is configured, increase the QSPI clock to 48 MHz (next step up is 96MHz) which is the closest you can get to the 80 MHz max frequency supported by the flash IC in high performance mode. 

    Best regards,

    Vidar

Reply
  • Hi,

    The binding is currently only available for the Zephyr spi_nor driver (relevant commit), not qspi_nor, and I am not sure you will be able to get better IO performance if you had to switch from QSPI to SPI.

    To get the most out of the performance mode, it seems like you would have to set the QSPI clock frequency to 32 MHz (closest you can get to 33 MHz with the clock divider) when writing the WRSR register. From the datasheet:

      

    Then when the flash is configured, increase the QSPI clock to 48 MHz (next step up is 96MHz) which is the closest you can get to the 80 MHz max frequency supported by the flash IC in high performance mode. 

    Best regards,

    Vidar

Children
Related