nRF51822, max IO pin voltage while off?

[Frank Zhao]

To be more detailed:

One of my ADC pins will be connected to another device that could be providing a voltage of about 3V, but through a 100 kohm resistor. (actually it's 6V, with two 100 kohm resistors as a divider)

While the nRF chip's VDD is completely off, the other device will not be off.

Is this safe long term? I don't want to leak any current.

If it is unsafe, I have another solution that will cost two extra MOSFETs, but I'd rather save money.

Thanks

[Frank Zhao]

Thanks for the answer

From what I've seen with other brands and architectures, leaking power into a pin while the power is off could potentially cause the current to leak into VDD via internal clamping diodes on the pin (or ESD protection diodes). Some low power CPU can actually start executing code if no brownout protection is implemented.

I have edited my design to use a open drain design instead

[Ole Morten]

Yes, powering the chip through a GPIO will most likely be possible on the nRF51822, so this should be avoided.

If you found my answer useful however, I'd be happy if you could click the "Accept as answer" button below it, to mark this question as resolved. :-)