• State Verified Answer
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 73 subscribers
  • Views 1945 views
  • Users 0 members are here
Attachments (0)
Nordic Case Info
  • Case ID: 206304
Options
This post is older than 2 years and might not be relevant anymore
More Info: Consider searching for newer posts

nRF24L01+ only answer on first SPI Command

blevita

Hi

I try to communicate with my NRF24L01+.
For this, i have connected a mikrocontroller to my Module.
Actually i am using a small piece of code, which allows me to send SPI Commands mannualy from the serial interface to the module.

My Actual procedure is:

- PowerUp
- Set CS high
- Set CS low
- Send 0x0A (To Read the Address of Pipe 3)
- Send five times 0xFF to get the answer
- Set CS high

here comes a delay caused by the human who is entering the commands to the console ;)

- Set CS low
- Send 0x0A (To Read the Address of Pipe 3)
- Send five times 0xFF to get the answer
- Set CS high

The problem is now, that i get the correct answer during the first procedure after power up.
In the second procedure, i get only 0x00 except of the STATUS Register. This changes from 0x0E to 0x1C.

I have attached an logicanalyzer directly to the modules pins.
The result is attached.

The Power is clean and come from an LDO, buffered with 100nF and 4.7uF MLCC directly at the module.
All Voltages are ~3.28V. Also for a high Level. And a low-level is around ~0.08V

I dont have any idea how to get further.
I would be very happy if anyone could help me with this problem.

Thank you

Here Are the Pictures:

First Command after PowerUp:

Second Command:

Parents
  • +1

    Hi

    I think the problem here is that the clock line is not cleared at the end of the first transaction. 

    When the clock line is high at the moment CE is pulled low (on the second transaction) the nRF24L01+ immediately interprets this as a low to high transaction, and samples the first bit one bit too early. The fact that the response on the first byte is shifted one bit to the left corroborates this theory. 

    Make sure to clear the clock output at the end of the transition, and see if it works better. 

    Best regards
    Torbjørn

Reply
  • +1

    Hi

    I think the problem here is that the clock line is not cleared at the end of the first transaction. 

    When the clock line is high at the moment CE is pulled low (on the second transaction) the nRF24L01+ immediately interprets this as a low to high transaction, and samples the first bit one bit too early. The fact that the response on the first byte is shifted one bit to the left corroborates this theory. 

    Make sure to clear the clock output at the end of the transition, and see if it works better. 

    Best regards
    Torbjørn

Children
Related
Terms of service