Hello :)
I am using pca10056.
Use SPIM to control the external flush memory of this board.
I read the IC's surface, I recognized its name is MX25R6435F. (Is it correct ?)
I tried to check the behavior by creating the following simple program using nrf5 SDK ver15.3 and SEGGER, but the MISO signal did not change.
What is wrong?
When changing the settings of lines 51 to 54 of this program and using another pin, the reaction was obtained from an EEPROM with the same instruction code.
Thank you as always.
Best regards.
/**
* Copyright (c) 2017 - 2019, Nordic Semiconductor ASA
*
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form, except as embedded into a Nordic
* Semiconductor ASA integrated circuit in a product or a software update for
* such product, must reproduce the above copyright notice, this list of
* conditions and the following disclaimer in the documentation and/or other
* materials provided with the distribution.
*
* 3. Neither the name of Nordic Semiconductor ASA nor the names of its
* contributors may be used to endorse or promote products derived from this
* software without specific prior written permission.
*
* 4. This software, with or without modification, must only be used with a
* Nordic Semiconductor ASA integrated circuit.
*
* 5. Any software provided in binary form under this license must not be reverse
* engineered, decompiled, modified and/or disassembled.
*
* THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
* GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#include "nrfx_spim.h"
#include "app_util_platform.h"
#include "nrf_gpio.h"
#include "nrf_delay.h"
#include "boards.h"
#include "app_error.h"
#include <string.h>
#include "nrf_log.h"
#include "nrf_log_ctrl.h"
#include "nrf_log_default_backends.h"
#define NRFX_SPIM_SCK_PIN 19 // 47
#define NRFX_SPIM_MOSI_PIN 20 // 45
#define NRFX_SPIM_MISO_PIN 21 // 46
#define NRFX_SPIM_SS_PIN 17 // 44
#define SPI_INSTANCE 3 /**< SPI instance index. */
static const nrfx_spim_t spi = NRFX_SPIM_INSTANCE(SPI_INSTANCE); /**< SPI instance. */
static volatile bool spi_xfer_done; /**< Flag used to indicate that SPI instance completed the transfer. */
static uint8_t m_tx_buf[5]; /**< TX buffer. */
static uint8_t m_rx_buf[5]; /**< RX buffer. */
static const uint8_t m_length = sizeof(m_tx_buf); /**< Transfer length. */
void spim_event_handler(nrfx_spim_evt_t const * p_event,
void * p_context)
{
spi_xfer_done = true;
printf(" Transmitted:\t");
for(int i=0;i<(sizeof(m_tx_buf)/sizeof(m_tx_buf[0]));i++)
{
printf("%d\t",m_tx_buf[i]);
}
printf("\n");
printf(" Received:\t");
for(int i=0;i<(sizeof(m_rx_buf)/sizeof(m_rx_buf[0]));i++)
{
printf("%d\t",m_rx_buf[i]);
}
printf("\n");
}
void InitSPIM(void)
{
nrfx_spim_config_t spi_config = NRFX_SPIM_DEFAULT_CONFIG;
spi_config.frequency = NRF_SPIM_FREQ_1M;
spi_config.ss_pin = NRFX_SPIM_SS_PIN;
spi_config.miso_pin = NRFX_SPIM_MISO_PIN;
spi_config.mosi_pin = NRFX_SPIM_MOSI_PIN;
spi_config.sck_pin = NRFX_SPIM_SCK_PIN;
spi_config.use_hw_ss = true;
spi_config.ss_active_high = false;
APP_ERROR_CHECK(nrfx_spim_init(&spi, &spi_config, spim_event_handler, NULL));
}
void OpRDSR(void)
{
nrfx_spim_xfer_desc_t xfer_desc = NRFX_SPIM_XFER_TRX(m_tx_buf, m_length, m_rx_buf, m_length);
/* RDSR (Read status register:0000 0101) */
printf("**RDSR(ReaD Status Register)**\n");
memset(m_tx_buf, 0x00, m_length);
m_tx_buf[0] = 5;//0b00000101;
memset(m_rx_buf, 0, m_length);
spi_xfer_done = false;
APP_ERROR_CHECK(nrfx_spim_xfer(&spi, &xfer_desc, false));
// APP_ERROR_CHECK(nrfx_spim_xfer_dcx(&spi, &xfer_desc, 0, 15));
while (!spi_xfer_done)
{
__WFE();
}
}
void OpWREN(void)
{
nrfx_spim_xfer_desc_t xfer_desc = NRFX_SPIM_XFER_TRX(m_tx_buf, m_length, m_rx_buf, m_length);
/* WREN (Write enable:0000 0110) */
printf("**WREN(WRite ENable)**\n");
memset(m_tx_buf, 0, m_length);
m_tx_buf[0] = 0b00000110;
memset(m_rx_buf, 0, m_length);
spi_xfer_done = false;
APP_ERROR_CHECK(nrfx_spim_xfer(&spi, &xfer_desc, false));
while (!spi_xfer_done)
{
__WFE();
}
}
void OpWRDI(void)
{
nrfx_spim_xfer_desc_t xfer_desc = NRFX_SPIM_XFER_TRX(m_tx_buf, m_length, m_rx_buf, m_length);
/* WRDI (Write disable:0000 0100) */
printf("**WRDI(WRite DIsable)**\n");
memset(m_tx_buf, 0, m_length);
m_tx_buf[0] = 0b00000100;
memset(m_rx_buf, 0, m_length);
spi_xfer_done = false;
APP_ERROR_CHECK(nrfx_spim_xfer(&spi, &xfer_desc, false));
while (!spi_xfer_done)
{
__WFE();
}
}
/* Test1:RDSR->WREN->RDSR->WRDI->RDSR */
/* Confirm Status Registers change */
void Test1(void)
{
OpRDSR();
OpWREN();
OpRDSR();
OpWRDI();
OpRDSR();
}
int main(void)
{
bsp_board_init(BSP_INIT_LEDS);
APP_ERROR_CHECK(NRF_LOG_INIT(NULL));
NRF_LOG_DEFAULT_BACKENDS_INIT();
InitSPIM();
/* Set WP and HOLD*/
nrf_gpio_cfg_output(22);
nrf_gpio_pin_set(22);
nrf_gpio_cfg_output(23);
nrf_gpio_pin_set(23);
Test1();
while (1)
{
__WFE();
}
}
