powered through 3V3, it draws up to 4.6mA when powered
Sounds about right.
Empty flash is 0xFFFFFFFF, which would trigger a fault when loaded into the PC. This will also happen during hard fault handling, triggering lockup reset.
In other words, the chip is held mostly in reset, thus there will be minimal differenc in current when reset pin is actually pulled down.
There is no specified current in the PS, but an upper bound would be the "CPU running from flash, LDO" numbers.
In practise the current is significantly lower, since most of the time the CPU core will be powered but not actually running.
Note: There is AFAIK no specified timing for the lockup reset, but one could reasonably assume it takes about the same as the ~3µs typical IDLE-to-ON time.
Hi Turbo,
Thanks for your reply
Indeed once our app is loaded, we consume less than 1µA when powered and not running (I believe around the expected 500nA)
However, our concern was for production, where prior to flash our processors, we pull their nresets low to freeze the MCUs state and get a fixed and known current consumption (aim is to detect shortcut prior to start any flashing or functional test)
That is fine, we'll enlarge LSL and USL at factory to make sure we get no unentional failure. I just wanted to make sure that 4.6mA were typical when getting new (not loaded with our firmware) chipsets.
By the way, I couldn't find the "CPU running from flash, LDO" data in nRF52832_PS_v1.4.pdf, but that is fine
Thanks a lot for your support
Regards,
Cédric
Nrf52832 PS chapter 7.2.1 "CPU performance".
Thank you I had missed that part
Cédric